Devices Included in this Data Sheet:

- FM8P756A : 24-pin OTP device
- FM8P756B : 20-pin OTP device
- FM8P756C : 16-pin OTP device
- FM8P756D : 28-pin OTP device with VR pin
- FM8P756E : 24-pin OTP device with VR pin
- FM8P756F : 18-pin OTP device with VR pin
- FM8P756G : 20-pin OTP device with VR pin


## FEATURES

- Total 8 channel 10 bit AD converter with $\pm 2$ LSB resolution
- All instructions are single cycle except for program branches which are two-cycles
- All OTP area GOTO instruction
- All OTP area subroutine CALL instruction
- 8-bit wide data path
- 8-level deep hardware stack
- $2 \mathrm{~K} \times 16$ bits on chip OTP
- $36 \times 8$ bits on chip special purpose registers and $96 \times 8$ bits on chip general purpose registers (SRAM)
- Operating speed: DC-20 MHz clock input, or DC-100 ns instruction cycle
- Direct, indirect addressing modes for data accessing
- Three real time down-count Timer/Counter with 3-bit programmable prescaler
- TMR1: 8-bit, PWM1 \& Timer
- TMR2: 8-bit, PWM2 \& Timer
- TMR3: 8-bit, Timer
- Software controlled 4-COM lines LCD driver with $1 / 2$ bias
- Built-in 3 levels Low Voltage Detector (LVDT) (2.2V/2.6V/3.7V) for Brown-out Reset (BOR)
- Power-up Reset Timer (PWRT)
- On chip Watchdog Timer (WDT) with internal oscillator for reliable operation and soft-ware watch-dog enable/disable control
- Three I/O ports Port A, Port B and Port C with independent direction control
- 21 Bi-direction I/O port (Programmable Pull-up enable in Input mode)
- One Input only port (IOA7/RSTB)
- Four kinds of interrupt source: 3 Timers/Counters, 8 external interrupt sources: IOA0~IOA7, Internal watchdog timer (i_WDT) wakeup, and A/D end of conversion
- Wake-up from SLEEP:
- Port A (IOAO~IOA7) pin change wakeup
- WDT overflow
- i_WDT overflow
- Power saving SLEEP mode
- Programmable Code Protection
- Selectable oscillator options:
- ERC: External Resistor/ Voltage Controlled Oscillator
- XT: Crystal/Resonator Oscillator
- LF: Low Frequency Crystal Oscillator
- HIRC: Internal Resistor/Capacitor High speed Oscillator
- LIRC: Internal Resistor/Capacitor Low speed Oscillator
- Operating voltage range:
- $\leq 4 \mathrm{MHz}$ : 2.2 V to 5.5 V
- $\leq 8 \mathrm{MHz}: 2.4 \mathrm{~V}$ to 5.5 V , see 6.1 for more information.


## GENERAL DESCRIPTION

The FM8P756 is a low-cost, high speed, high noise immunity, OTP-based 8-bit CMOS microcontrollers. It employs a RISC architecture with 54 instructions. All instructions are single cycle except for program branches which take two cycles. The easy to use and easy to remember instruction set reduces development time significantly.
The FM8P756 consists of Power-on Reset (POR), Brown-out Reset (BOR), Power-up Reset Timer (PWRT), Watchdog Timer, OTP, SRAM, tri-state I/O port, I/O pull-high control, Power saving SLEEP mode, 3 real time programmable clock/counter, Interrupt, Wake-up from SLEEP mode, and Code Protection for OTP products. There are eight oscillator configurations to be chosen from, including the power-saving LF (Low Frequency) oscillator and cost saving internal RC oscillator.
The FM8P756 address $2 \mathrm{~K} \times 16$ of program memory.
The FM8P756 can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory.
The FM8P756 provides total 8 channel 10bit AD converter with $\pm 2$ LSB resolution.
The FM8P756 provides total 4 COM LCD pins, drive waveform is controlled by Software.

## BLOCK DIAGRAM



FEELING
TECHNOLOGY

## PIN CONNECTION

## PDIP24, SOP24

| IOA3/ADC3/INT3 - 1 | $\checkmark$ | 24 | $\square$ IOA4/ADC4/INT4/PWM1 |
| :---: | :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKI - 2 |  | 23 | $\square$ IOA5/INT5/OSCO/CLO |
| IOA1/ADC1/INT1-3 |  | 22 | $\square \mathrm{IOA6/INT6/OSCI}$ |
| IOAO/ADCO/INTO - 4 |  | 21 | $\square 10 A 7 / I N T 7 / R S T B$ |
| VSS 5 |  | 20 | $\square$ VDD |
| IOC6-6 | FM8P756A | 19 | IOC5 |
| IOC7/ADC7 7 |  | 18 | $\square$ IOC4 |
| IOC0-8 |  | 17 | - IOC3 |
| IOC1-9 |  | 16 | IOC2 |
| IOB0/COM0 10 |  | 15 | $\square$ IOB5/ADC6 |
| IOB1/COM1 -11 |  | 14 | IOB4/ADC5/PWM2 |
| IOB2/COM2 -12 |  | 13 | IOB3/COM3 |

PDIP20, SOP20

| IOA3/ADC3/INT3 1 | $\checkmark$ | 20] IOA4/ADC4/INT4/PWM1 |
| :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKIC 2 |  | 19]IOA5/INT5/OSCO/CLO |
| IOA1/ADC1/INT1 ${ }^{\text {a }}$ |  | $18.10 A 6 / 1 N T 6 / O S C I$ |
| IOAO/ADCO/INTO- 4 |  | $17.10 A 7 / I N T 7 / R S T B$ |
| vSs 5 | FM8P756B | 16 VDD |
| IOCOL 6 |  | 15-1OC3 |
| IOC1 7 |  | 14 IOC2 |
| IOBO/COM0 8 |  | 13 IOB5/ADC6 |
| IOB1/COM1 9 |  | 12 IOB4/ADC5/PWM2 |
| IOB2/COM2-10 |  | 11 IOB3/СОМ3 |

## PDIP16, SOP16



## PDIP28, SOP28 (With VR PIN)

| IOA3/ADC3/INT3 | 1 - | 28.1 IOA4/ADC4/NT4/PWM1 |
| :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKI | 2 | 27 - IOA5/INT5/OSCO/CLO |
| IOA1/ADC1/INT1 | 3 | 26 IOA6/INT6/OSCI |
| IOAO/ADCO/INTO | 4 | 25 IOA7/INT7/RSTB |
| vSS 5 | 5 | $24 . \mathrm{VR}$ |
| IOC6 | 6 | 23 VDD |
| IOC7/ADC7 | 7 FM8P756D | 22 IOC5 |
| IOCO | 8 ( 8 ( | 21 IOC4 |
| IOC15 | 9 | 20 IOC3 |
| IOB0/СОМО 10 | 10 | 19 IOC2 |
| IOB1/COM1 11 | 11 | 18 IOB5/ADC6 |
| IOB2/COM2 1 | 12 | 17 IOB4/ADC5/PWM2 |
| NC-1 | 13 | 16 IOB3/COM3 |
| NC-1 | 14 | 15 NC |

PDIP24, SOP24 (With VR PIN)

| IOA3/ADC3/INT3 | $1 \bigcirc$ | 24 IOA4/ADC4/INT4/PWM1 |
| :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKI | 2 | $23.10 A 5 / I N T 5 / O S C O / C L O$ |
| IOA1/ADC1/INT1 | 3 | 22 IOA6/INT6/OSCI |
| IOAO/ADCO/INTO | 4 | 21-IOA7/INT7/RSTB |
| VSS | 5 | 20 VR |
| IOC6 | 6 FM8P756E | 19 VDD |
| IOC7/ADC7 | 7 | 18- IOC4 |
| IOC0 | 8 | 17 IOC3 |
| $10 \mathrm{C1}$ - | 9 | 16 IOC2 |
| IOBO/COMO | 10 | 15 IOB5/ADC6 |
| IOB1/COM1 | 11 | 14 IOB4/ADC5/PWM2 |
| IOB2/COM2 | 12 | 13 IOB3/COM3 |

PDIP20, SOP20 (With VR PIN)

| IOA3/ADC3/INT3 | $1 \bigcirc$ | $20.10 A 4 / A D C 4 / I N T 4 /$ PWM 1 |
| :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKIL | 2 | 19] IOA5/INT5/OSCO/CLO |
| IOA1/ADC1/INT1 | 3 | 18-IOA6/INT6/OSCI |
| IOAO/ADCO/INTO | 4 | 17 IOA7/INT7/RSTB |
| VSS | 5 FM8P756G | 16 VR |
| IOCOL | 6 ( 6 | $15 \square \mathrm{VDD}$ |
| IOC1 | 7 | 14- IOC2 |
| IOBO/COM0 | 8 | 13 IOB5/ADC6 |
| IOB1/COM1 | 9 | 12- IOB4/ADC5/PWM2 |
| IOB2/COM2 10 |  | 11 IOB3/COM3 |

PDIP18, SOP18 (With VR PIN)

| IOA3/ADC3/INT3 | 1 - | 18. IOA4/ADC4/INT4/PWM1 |
| :---: | :---: | :---: |
| IOA2/ADC2/INT2/TMCKIL | 2 | 17- IOA5/INT5/OSCO/CLO |
| IOA1/ADC1/INT1 | 3 | 16 IOA6/INT6/OSCI |
| IOAO/ADCO/INTO | 4 | 15-IOA7/INT7/RSTB |
| vss | 5 FM8P756F | 14 VR |
| IOC1 | 6 | 13 VDD |
| IOB0/COM0 | 7 | 12] IOB5/ADC6 |
| IOB1/COM1 | 8 | 11 IOB4/ADC5/PWM2 |
| IOB2/COM2 | 9 | 10 IOB3/COM3 |

## PIN DESCRIPTIONS

| Name | I/O | Description |
| :---: | :---: | :---: |
| $\begin{gathered} \text { IOAO/AD0/INT0 } \\ \text { \| } \\ \text { IOA4/AD4/INT4 } \end{gathered}$ | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - Wake-up on pin change <br> - External interrupt input <br> - A/D converter input <br> - IOA4 is PWM1 output |
| $\begin{gathered} \text { IOA5/INT5 } \\ \text { /OSCO } \end{gathered}$ | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - Wake-up on pin change <br> - External interrupt input <br> - Clock output shared with IOA5 <br> - Oscillator output (XT, LF, ERC mode) |
| IOA6/INT6 /OSCI | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - Wake-up on pin change <br> - External interrupt input <br> - Oscillator input (XT, LF, ERC mode) |
| IOA7/INT7 /RSTB | 1 | - Input port <br> - Wake-up on pin change <br> - External interrupt input <br> - System clear (RESET) input. This pin is an active low RESET to the device. The voltage on this pin must not exceed VDD. |
| $\begin{gathered} \text { IOB0/COM0 } \\ \mid \\ \text { IOB3/COM3 } \end{gathered}$ | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - Software controlled 1/2bias LCD COMO ~ COM3 output |
| $\begin{gathered} \text { IOB4/AD5 } \\ \text { \| } \\ \text { IOB5/AD6 } \\ \hline \end{gathered}$ | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - IOB4 is PWM2 output <br> - A/D converter input |
| $\begin{gathered} \hline \text { IOCO } \\ \text { । } \\ \text { IOC6 } \end{gathered}$ | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - LCD segment output |
| 1OC7/ADC7 | I/O | - Bi-direction I/O port (programmable Pull-high in Input mode) <br> - LCD segment output <br> - A/D converter input |
| VR | - | ADC module reference input. The voltage on this pin must not exceed VDD. |
| VDD | - | Positive supply |
| VSS | - | Ground |

Legend: I=input, O=output, I/O=input/output
Note: Please refer to 2.2 for detail IO type description

### 1.0 MEMORY ORGANIZATION

FM8P756 memory is organized into program memory and data memory.

### 1.1 Program Memory Organization

The FM8P756 has a 11-bit Program Counter capable of addressing a $2 \mathrm{~K} \times 16$ program memory space
The RESET vector for the FM8P756 is at 000h.
The H/W interrupt vector is at 004h.
FM8P756 supports all OTP area CALL/GOTO instructions without page.
Figure 1.1: Program Memory Map and STACK


FM8P756

### 1.2 Data Memory Organization

Data memory is composed of 36 bytes Special Function Registers and 96 bytes General Purpose Registers.
The data memory can be accessed either directly or indirectly through the FSR register.
Table 1.1: Registers File Map for FM8P756

| Address | Description |
| :---: | :---: |
| 00 h |  |
| $:$ | Special Purpose |
| $:$ | Register |
| 2 Ch |  |
| 40 h |  |
|  |  |
| $\vdots$ | General Purpose |
| $:$ | Register |
|  |  |
| $9 \mathrm{9Fh}$ |  |

Table 1.2: Special Purpose Registers Map

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System |  |  |  |  |  |  |  |  |  |
| 00h (r/w) | INDF | Uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |  |
| 01h (r/w) | PCL | Low order 8 bits of PC |  |  |  |  |  |  |  |
| 02h (r/w) | PCHBUF | - | - | - | - | - | High order 3 bits of PC |  |  |
| 03h (r/w) | STATUS | - | - | - | TO | $\overline{\mathrm{PD}}$ | Z | DC | C |
| 04h (r/w) | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  |
| IO PAD \& CONTROL |  |  |  |  |  |  |  |  |  |
| 05h (r/w) | IOSTA | - | IOSTA6 | IOSTA5 | IOSTA4 | IOSTA3 | IOSTA2 | IOSTA1 | IOSTAO |
| 06h (r/w) | PORTA | IOA7 | IOA6 | IOA5 | IOA4 | IOA3 | IOA2 | IOA1 | IOAO |
| 07h (r/w) | IOSTB | - | - | IOSTB5 | IOSTB4 | IOSTB3 | IOSTB2 | IOSTB1 | IOSTB0 |
| 08h (r/w) | PORTB | - | - | IOB5 | IOB4 | IOB3 | IOB2 | IOB1 | IOB0 |
| 09h (r/w) | IOSTC | IOSTC7 | IOSTC6 | IOSTC5 | IOSTC4 | IOSTC3 | IOSTC2 | IOSTC1 | IOSTC0 |
| 0Ah (r/w) | PORTC | IOC7 | IOC6 | IOC5 | IOC4 | IOC3 | IOC2 | IOC1 | IOC0 |
| Timer1: 8-bit Timer \& PWM1 Duty |  |  |  |  |  |  |  |  |  |
| 10h (r/w) | T1CON | T1EN | - | T1SO1 | T1SO0 | T1EDG | T1PS2 | T1PS1 | T1PS0 |
| 11h (r/w) | PWM1CON | T1MOD | PWM1S | EPWM1 | - | PIR13 | PIR12 | PIR11 | PIR10 |
| 12h (r/w) | T1LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |  |
| 2Bh (r) | T1CNT | 8-bit real time timer/counter Count |  |  |  |  |  |  |  |
| Timer2: 8-bit Timer \& PWM2 Duty |  |  |  |  |  |  |  |  |  |
| 13h (r/w) | T2CON | T2EN |  | T2SO1 | T2SO0 | T2EDG | T2PS2 | T2PS1 | T2PS0 |
| 14h (r/w) | PWM2CON | T2MOD | PWM2S | EPWM2 | - | PIR23 | PIR22 | PIR21 | PIR20 |
| 15h (r/w) | T2LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |  |
| 2Ch (r) | T2CNT | 8-bit real time timer/counter Count |  |  |  |  |  |  |  |
| Timer3: 8-bit Timer |  |  |  |  |  |  |  |  |  |
| 16h (r/w) | T3CON | T3EN | T3LOAD | T3SO1 | T3SO0 | T3EDG | T3PS2 | T3PS1 | T3PS0 |
| 17h (r/w) | T3LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |  |
| 18h (r) | T3CNT | 8-bit real-time timer/counter Count |  |  |  |  |  |  |  |
| IRQ |  |  |  |  |  |  |  |  |  |
| 19h (r/w) | INTEN | GIE | ADCIE | PAIE | COMIE | - | T3IE | T2P2IE | T1P1IE |
| 1Ah (r/w) | INTFLAG | - | ADCIF | PAIF | COMIF | - | T3IF | T2P2IF | T1P1IF |

FM8P756

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Control |  |  |  |  |  |  |  |  |  |
| 1Bh (r/w) | ADCON1 | ADCEN | - | - | - | - | CHSL2 | CHSL1 | CHSLO |
| 1Ch (r/w) | ADCON2 | - | - | - | - | - | - | CLKSL1 | CLKSLO |
| 1Dh (r/w) | ADCON3 | - | - | - | - | ANISL3 | ANISL2 | ANISL1 | ANISL0 |
| 1Eh (r) | ADDATL | D1 | D0 | - | - | - | - | - | - |
| 1Fh (r) | ADDATH | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 |
| Software LCD |  |  |  |  |  |  |  |  |  |
| 20h (r/w) | COMCON1 | - | - | - | - | COM3E | COM2E | COM1E | COMOE |
| 21h (r/w) | COMCON2 | COMEN | - | - | COMIS1 | COMIS0 | COMCK2 | COMCK1 | COMCKO |
| Others |  |  |  |  |  |  |  |  |  |
| 22h (r/w) | SYSCLK | CLKS | - | - | - | - |  | IRCPD | ECLKPD |
| 23h (r/w) | CLOCON | CLOEN | - | EXCLK | DINV | DUTY | CLOPS2 | CLOPS1 | CLOPS0 |
| 25h (r/w) | APHCON | - | PHA6 | PHA5 | PHA4 | PHA3 | PHA2 | PHA1 | PHAO |
| 26h (r/w) | BPHCON | - | - | PHB5 | PHB4 | PHB3 | PHB2 | PHB1 | PHB0 |
| 27h (r/w) | CPHCON | PHC7 | PHC6 | PHC5 | PHC4 | PHC3 | PHC2 | PHC1 | PHC0 |
| 28h (r/w) | INTPA | PA7IEN | PA6IEN | PA5IEN | PA4IEN | PA3IEN | PA2IEN | PA1IEN | PAOIEN |
| 29h (r/w) | WDTCON | WDTEN | I_WDT | I_TWDT | - | - | WDTPS2 | WDTPS1 | WDTPS0 |
| 2Ah (r/w) | TAB_BNK | - | - | - | - | - | BNK2 | BNK1 | BNK0 |

Legend: - = unimplemented, read as ' 0 '.

### 2.0 FUNCTIONAL DESCRIPTIONS

### 2.1 Operational Registers

### 2.1.1 INDF (Indirect Addressing Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h (r/w) | INDF | Uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |

The INDF Register is not a physical register. Any instruction accessing the INDF register can actually access the register pointed by FSR Register. Reading the INDF register itself indirectly (FSR="0") will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected).

## Example 2.1: INDIRECT ADDRESSING

Register file 48 contains the value 10h
Register file 49 contains the value 0Ah
Load the value 48 into the FSR Register
A read of the INDF Register will return the value of 10 h
Increment the value of the FSR Register by one (@FSR=49h)
A read of the INDF register now will return the value of OAh.

Figure 2.1: Direct/Indirect Addressing for FM8P756

2.1.2 PCL / PCHBUF (Low / High Bytes of Program Counter) \& Stack

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01h (r/w) | PCL | Low order 8 bits of PC |  |  |  |  |  |  |  |
| 02h (r/w) | PCHBUF | - | - | - | - | - | High order 3 bits of PC |  |  |

Legend: - = unimplemented, read as ' 0 '.
FM8P756 devices have an 11-bits wide Program Counter (PC) and eight-level deep 11-bit hardware push/pop stack. This 11 -bits Program Counter can be accessed and controlled by two registers, PCHBUF and PCL. The low byte of PC control register is called the PCL. This register is readable and writable. The high byte of PC control register is called the PCHBUF. This register contains the $\mathrm{PC}<10: 8>$ bits also readable or writable. The PCL and PCHBUF registers normally indicate the value of Program Counter. But when interrupt occurrence and execution of RETF and RETFIE, the PCHBUF data would not be update.
Any address within the program memory can be written into PCL and PCHBUF registers. If the PCHBUF register been changed and different from Program Counter., the value of PCHBUF register updated only when execute GOTO, CALL, RETURN, or PCL value changed or increases from $0 x f f$ to $0 \times 00$. Once the value of PCL register changed, the program and Program Counter will jump to the location indicated by PCL and PCHBUF register.

Figure 2.2: Loading of PC in Different Situations
Situation 1: GOTO Instruction


Situation 2: CALL Instruction


Situation 3: RETURN, RETF, RETIA or RETFIE Instruction


Situation 4: Instruction with PCL as destination


### 2.1.3 STATUS (Status Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 03h (r/w) | STATUS | - | - | - | $\overline{\text { TO }}$ | $\overline{\text { PD }}$ | Z | DC | C |

Legend: - = unimplemented, read as ' 0 '.

This register contains the arithmetic status of the ALU, the RESET status. If the STATUS Register is the destination for an instruction that affects the Z , DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\mathrm{TO}}$ and $\overline{P D}$ bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended. For example, CLRR STATUS will clear the upper three bits and set the $Z$ bit. This leaves the STATUS Register as 000u u1uu (where $u=$ unchanged).

C: Carry/borrow bit.
ADDAR
= 1, Carry occurred.
= 0 , No Carry occurred.
SUBAR
= 1, No borrow occurred.
= 0 , Borrow occurred.
Note : A subtraction is executed by adding the two's complement of the second operand. For rotate (RRR, $R L R$ ) instructions, this bit is loaded with either the high or low order bit of the source register.

DC: Half carry/half borrow bit
ADDAR
= 1, Carry from the 4th low order bit of the result occurred.
$=0$, No Carry from the 4th low order bit of the result occurred.
SUBAR
$=1$, No Borrow from the 4th low order bit of the result occurred.
$=0$, Borrow from the 4th low order bit of the result occurred.
Z: Zero bit.
$=1$, The result of a logic operation is zero.
$=0$, The result of a logic operation is not zero.
$\overline{\mathbf{P D}}$ : Power down flag bit.
= 1 , after power-up or by the CLRWDT instruction.
$=0$, by the SLEEP instruction.
$\overline{T O}$ : Watch-dog timer overflow flag bit.
= 1, after power-up or by the CLRWDT or SLEEP instruction
= 0 , a watch-dog time overflow occurred

### 2.1.4 FSR (Indirect Data Memory Address Pointer)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 04h (r/w) | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  |

Bit7:Bit0 : Select registers address in the indirect addressing mode. See 2.1.1 for detail description.

### 2.1.5 PORTA, PORTB, PORTC, IOSTA, IOSTB and IOSTC (Port Data Registers and Port Direction Control Registers)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 05h $(\mathrm{r} / \mathrm{w})$ | IOSTA | - | IOSTA6 | IOSTA5 | IOSTA4 | IOSTA3 | IOSTA2 | IOSTA1 | IOSTA0 |
| 06h $(\mathrm{r} / \mathrm{w})$ | PORTA | IOA7* | IOA6 | IOA5 | IOA4 | IOA3 | IOA2 | IOA1 | IOA0 |
| 07h $(\mathrm{r} / \mathrm{w})$ | IOSTB | - | - | IOSTB5 | IOSTB4 | IOSTB3 | IOSTB2 | IOSTB1 | IOSTB0 |
| 08h $(\mathrm{r} / \mathrm{w})$ | PORTB | - | - | IOB5 | IOB4 | IOB3 | IOB2 | IOB1 | IOB0 |
| 09h $(\mathrm{r} / \mathrm{w})$ | IOSTC | IOSTC7 | IOSTC6 | IOSTC5 | IOSTC4 | IOSTC3 | IOSTC2 | IOSTC1 | IOSTC0 |
| 0Ah $(\mathrm{r} / \mathrm{w})$ | PORTC | IOC7 | IOC6 | IOC5 | IOC4 | IOC3 | IOC2 | IOC1 | IOC0 |

Legend: - = unimplemented, read as ' 0 '.

The registers (IOSTA, IOSTB and IOSTC) are used to define the input or output of each port.
$=1$, Input.
$=0$, Output.
Reading the port (PORTA, PORTB and PORTC register) reads the status of the pins independent of the pin's input/output modes. Writing to these ports will write to the port data latch. Please refer to 2.2 for detail I/O Port description.
Note: IOA7 is read only.

### 2.1.6 TMR1: 8-bit Timer \& PWM1 Duty

The Timer1 is an 8-bit down count timer/counter which includes counter register (T1CNT), and latch register (T1LA). Please refer to 2.3 for detail Timer description.
The Timer1 can also be PWM1 and controlled by the register PWM1CON. Please refer to 2.4 for detail PWM description.

### 2.1.6.1 T1CON (Timer1 Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10h $(\mathrm{r} / \mathrm{w})$ | T1CON | T1EN | - | T1SO1 | T1SO0 | T1EDG | T1PS2 | T1PS1 | T1PS0 |

Legend: - = unimplemented, read as ' 0 '.

T1EN : TMR1 Enable/Disable
= 1, TMR1 (PWM1) Enable.
= 0, TMR1 (PWM1) Disable.

T1SO1:T1SO0 : TMR1 clock source selection

| T1SO1 | T1SO0 | TMR1 clock source |
| :---: | :---: | :--- |
| 0 | 0 | TMCKI(IOA2) |
| 0 | 1 | Crystal mode OSCI or LIRC |
| 1 | 0 | Internal 8MHz RC or ERC |
| 1 | 1 | 8 MHz IRCx2 |

Note: Please refer 2.3 for detail description.

T1EDG: TMR1 clock edge selection. This bit works only when external clock source TMCKI (IOA2) selected $=1$, TMR1 decreased while external clock $\mathrm{H} \rightarrow \mathrm{L}$ (Falling edge).
$=0$, TMR1 decreased while external clock $L \rightarrow H$ (Rising edge).

T1PS2:T1PS0 : TMR1 Prescaler selection

| T1PS2 : T1PS0 |  | TMR1 Prescal rate |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 1 | $1: 2$ |
| 0 | 1 | 0 | $1: 4$ |
| 0 | 1 | 1 | $1: 8$ |
| 1 | 0 | 0 | $1: 16$ |
| 1 | 0 | 1 | $1: 32$ |
| 1 | 1 | 0 | $1: 64$ |
| 1 | 1 | 1 | $1: 128$ |

### 2.1.6.2 PWM1CON (PWM1 Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11h (r/w) | PWM1CON | T1MOD | PWM1S | EPWM1 | - | PIR13 | PIR12 | PIR11 | PIR10 |

Legend: - = unimplemented, read as ' 0 '.

T1MOD : TMR1 operation mode select bit.
$=1$, The TMR1 in PWM mode operation.
= 0, The TMR1 in Timer mode operation.
PWM1S : Initial State of PWM1 output duty.
$=1$, Set the initial state to L , change to H when TMR1 duty underflow.
$=0$, Set the initial state to H , change to L when TMR1 duty underflow.
EPWM1 : Extension PWM mode selection
= 1, PWM1 is Extension PWM mode.
$=0$, PWM1 is normal PWM mode.
Note: Please refer to 2.4 for detail PWM description.
PIR13:PIR10 : Interrupt Event Rate of PWM1.
"1:N" means interrupt occurred after "N" PWM1 pulses.

| PIR13 : PIR10 |  |  |  | PWM1 Interrupt rate |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 0 | 1 | $1: 2$ |
| 0 | 0 | 1 | 0 | $1: 3$ |
| 0 | 0 | 1 | 1 | $1: 4$ |
|  |  |  |  | $\mid$ |
| 1 | 1 | 0 | 1 | $1: 14$ |
| 1 | 1 | 1 | 0 | $1: 15$ |
| 1 | 1 | 1 | 1 | $1: 16$ |

### 2.1.6.3 T1LA (Timer1 Latch Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12h $(\mathrm{r} / \mathrm{w})$ | T1LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |  |

T1LA is a Timer1 pre-set latch buffer, see 2.3 for detail description.

### 2.1.6.4 T1CNT (Timer1 Counter Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2Bh (r) | T1CNT | 8-bit real-time timer/counter Count |  |  |  |  |  |  |  |

T1CNT is a Timer1 real-time counter, this register is only read, see 2.3 for detail description.

### 2.1.7 TMR2: 8-bit Timer \& PWM2 Duty

The Timer2 is an 8-bit down count timer/counter which includes counter register (T2CNT), and latch register (T2LA). Please refer to 2.3 for detail Timer description.
The Timer2 can also be PWM2 and controlled by the register PWM2CON. Please refer to 2.4 for detail PWM description.

### 2.1.7.1 T2CON (Timer2 Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13h (r/w) | T2CON | T2EN | - | T2SO1 | T2SO0 | T2EDG | T2PS2 | T2PS1 | T2PS0 |

Legend: - = unimplemented, read as ' 0 '.
T2EN : TMR2 Enable/Disable
= 1, TMR2 (PWM2) Enable.
= 0, TMR2 (PWM2) Disable

T2SO1:T2SO0 : TMR2 clock source selection

| T2SO1 | T2SO0 | TMR2 clock source |
| :---: | :---: | :--- |
| 0 | 0 | TMCKI(IOA2) |
| 0 | 1 | Crystal mode OSCI or LIRC |
| 1 | 0 | Internal 8MHz RC or ERC |
| 1 | 1 | 8 MHz IRCx2 |

Note: Please refer 2.3 for detail description.

T2EDG: TMR2 clock edge selection. This bit works only when external clock source TMCKI (IOA2) selected. = 1, TMR2 decreased while external clock $H \rightarrow L$ (Falling edge).
$=0$, TMR2 decreased while external clock $\mathrm{L} \rightarrow \mathrm{H}$ (Rising edge).

T2PS2:T2PS0 : TMR2 Prescaler selection

| T2PS2 $:$ T2PS0 |  | TMR2 Prescal rate |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 1 | $1: 2$ |
| 0 | 1 | 0 | $1: 4$ |
| 0 | 1 | 1 | $1: 8$ |
| 1 | 0 | 0 | $1: 16$ |
| 1 | 0 | 1 | $1: 32$ |
| 1 | 1 | 0 | $1: 64$ |
| 1 | 1 | 1 | $1: 128$ |

### 2.1.7.2 PWM2CON (PWM2 Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14h (r/w) | PWM2CON | T2MOD | PWM2S | EPWM2 | - | PIR23 | PIR22 | PIR21 | PIR20 |

Legend: - = unimplemented, read as ' 0 '.
T2MOD : TMR2 operation mode select bit.
$=1$, The TMR2 in PWM mode operation.
$=0$, The TMR2 in Timer mode operation.
PWM2S : Initial State of PWM2 output duty.
$=1$, Set the initial state to L , change to H when TMR2 duty underflow.
$=0$, Set the initial state to H , change to L when TMR2 duty underflow.

EPWM2 : Extension PWM mode selection
= 1, PWM2 is Extension PWM mode.
$=0$, PWM2 is normal PWM mode.
Note: Please refer to 2.4 for detail PWM description.
PIR23:PIR20 : Interrupt Event Rate of PWM2.
"1:N" means interrupt occurred after "N" PWM2 pulses.

| PIR23 : PIR20 |  |  |  | PWM2 Interrupt rate |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 0 | 1 | $1: 2$ |
| 0 | 0 | 1 | 0 | $1: 3$ |
| 0 | 0 | 1 | 1 | $1: 4$ |
|  |  |  |  |  |
| 1 | 1 | 0 | 1 | $\mid$ |
| 1 | 1 | 1 | 0 | $1: 14$ |
| 1 | 1 | 1 | 1 | $1: 15$ |

### 2.1.7.3 T2LA (Timer2 Latch Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15h (r/w) | T2LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |  |

T2LA is a Timer2 pre-set latch buffer, see 2.3 for detail description.

### 2.1.7.4 T2CNT (Timer2 Counter Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2Ch $(r)$ | T2CNT | 8-bit real-time timer/counter Count |  |  |  |  |  |  |  |

T2CNT is a Timer2 real-time counter, this register is only read, see 2.3 for detail description.

### 2.1.8 TMR3: 8-bit Timer

The Timer3 is an 8-bit down count timer/counter which includes counter register (T3CNT), and latch register (T3LA). Please refer to 2.3 for detail Timer description.

### 2.1.8.1 T3CON (Timer3 Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $16 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | T3CON | T3EN | T3LOAD | T3SO1 | T3SO0 | T3EDG | T3PS2 | T3PS1 | T3PS0 |

## T3EN : TMR3 Enable/Disable

= 1, TMR3 Enable.
$=0$, TMR3 Disable.

T3LOAD : Enable/Disable Latch Buffer automatically load to counter register while writing to latch register = 1, Enable TMR3 latch buffer automatically load to counter register while writing to latch register. $=0$, Disable TMR3 latch buffer automatically load to counter register while writing to latch register. Note: This bit is only affected after latch register written. When the timer underflows, the latch register data will automatically load into counter register.

T3SO1:T3SO0: TMR3 clock source selection

| T3SO1 | T3SO0 | TMR3 clock source |
| :---: | :---: | :--- |
| 0 | 0 | TMCKI(IOA2) |
| 0 | 1 | Crystal mode OSCI or LIRC |
| 1 | 0 | Internal 8MHz RC or ERC |
| 1 | 1 | Not function, don't use. |

Note: Please refer 2.3 for detail description.
T3EDG: TMR3 clock edge selection. This bit works only when external clock source TMCKI (IOA2) selected. $=1$, TMR3 decreased while external clock $\mathrm{H} \rightarrow \mathrm{L}$ (Falling edge).
$=0$, TMR3 decreased while external clock $\mathrm{L} \rightarrow \mathrm{H}$ (Rising edge).

### 2.1.8.2 T3LA (Timer3 Latch Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17h $(\mathrm{r} / \mathrm{w})$ | T3LA | 8-bit real-time timer/counter latch |  |  |  |  |  |  |

T3LA is a Timer3 pre-set latch buffer, see 2.3 for detail description.

### 2.1.8.3 T3CNT (Timer3 Counter Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18h $(r)$ | T3CNT | 8-bit real-time timer/counter Count |  |  |  |  |  |  |  |

T3CNT is a Timer3 real-time counter, this register is only read, see 2.3 for detail description.

T3PS2:T3PS0 : TMR3 Prescaler selection

| T3PS2 : T3PS0 |  |  | TMR3 Prescal rate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 1 | $1: 2$ |
| 0 | 1 | 0 | $1: 4$ |
| 0 | 1 | 1 | $1: 8$ |
| 1 | 0 | 0 | $1: 16$ |
| 1 | 0 | 1 | $1: 32$ |
| 1 | 1 | 0 | $1: 64$ |
| 1 | 1 | 1 | $1: 128$ |

### 2.1.9 INTEN (Interrupt Mask Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19h (r/w) | INTEN | GIE | ADCIE | PAIE | COMIE | - | T3IE | T2P2IE | T1P1IE |

Legend: - = unimplemented, read as ' 0 '.
GIE : Global interrupt enable bit.
= 1, Enable all un-masked interrupts.
= 0, Disable all interrupts.
Note : When an interrupt event occurred with the GIE bit and its corresponding interrupt enable bits are set, the GIE bit will be cleared by hardware to disable any further interrupts. The RETFIE instruction will exit the interrupt routine and set the GIE bit to re-enable interrupt.

ADCIE : ADC conversion completed interrupt enable bit.
= 1, Enable interrupt.
= 0, Disable interrupt.
PAIE : PORTA interrupt enable
= 1, Enable interrupt.
$=0$, Disable interrupt.
COMIE : LCD COM interrupt enable bit.
$=1$, Enable interrupt.
$=0$, Disable interrupt.

T3IE : Timer3 underflow interrupt enable bit.
= 1, Enable interrupt.
$=0$, Disable interrupt.
T2P2IE : Timer2 / PWM2 underflow interrupt enable bit.
= 1, Enable interrupt.
$=0$, Disable interrupt.
T1P1IE : Timer1 / PWM1 underflow interrupt enable bit. = 1, Enable interrupt. $=0$, Disable interrupt.

### 2.1.10 INTFLAG (Interrupt Status Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Ah (r/w) | INTFLAG | - | ADCIF | PAIF | COMIF | - | T3IF | T2P2IF | T1P1IF |

Legend: - = unimplemented, read as ' 0 '.
ADCIF : ADC Interrupt flag. Set when ADC conversion is completed, reset by software.
PAIF : Port A <7:0> Interrupt flag. Set when pin changed on selected I/O by register INTPA, reset by software.
COMIF : LCD COM interrupt flag. Set when LCD clock overflows, and reset by software.
T3IF : TMR3 interrupt flag. Set when TMR3 underflows, and reset by software.
T2P2IF : TMR2 or PWM2 interrupt flag. Set when TMR2 underflows or PWM2 pulse counts to selected interrupt rate, and reset by software.

T1P1IF : TMR1 or PWM1 interrupt flag. Set when TMR1 underflows or PWM1 pulse counts to selected interrupt rate, and reset by software.

Note : BCR instruction is not recommended for Clear interrupt flag (INTFLAG register).

### 2.1.11 ADCON1 (AD converter Control Register1)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Bh (r/w) | ADCON1 | ADCEN | - | - | - | - | CHSL2 | CHSL1 | CHSL0 |

Legend: - = unimplemented, read as ' 0 '.

ADCEN : ADC enable/disable setting
= 1, Enable.
= 0 , Disable.
Note : This bit should be set by software and would be reset by hardware after the ADC end of conversion.

CHSL2:CHSLO : ADC input channel select

| CHSL2 | CHSL1 | CHSL0 | Input channel |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Channel 0, IOA0 pin |
| 0 | 0 | 1 | Channel 1, IOA1 pin |
| 0 | 1 | 0 | Channel 2, IOA2 pin |
| 0 | 1 | 1 | Channel 3, IOA3 pin |
| 1 | 0 | 0 | Channel 4, IOA4 pin |
| 1 | 0 | 1 | Channel 5, IOB4 pin |
| 1 | 1 | 0 | Channel 6, IOB5 pin |
| 1 | 1 | 1 | Channel 7, IOC7 pin |

## FM8P756

### 2.1.12 ADCON2 (AD converter Control Register2)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Ch (r/w) | ADCON2 | - | - | - | - | - | - | CLKSL1 | CLKSL0 |

Legend: - = unimplemented, read as ' 0 '.

CLKSL1:CLKSL0 : ADC Conversion clock source select bits.

| CKSL1 | CKSL0 | Conversion clock |
| :---: | :---: | :--- |
| 0 | 0 | System clock / 2 (fastest result, lowest quality) |
| 0 | 1 | System clock / 8 |
| 1 | 0 | System clock / 32 |
| 1 | 1 | System clock / 128 (slowest result, best quality) |

Note : This clock is used to control the conversion precision and speed. The precision will be dropped off if faster conversion rate been used. The lowest conversion rate would be recommended in order to acquire most accurate data.

### 2.1.13 ADCON3 (AD converter Control Register3)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Dh (r/w) | ADCON3 | - | - | - | - | ANISL3 | ANISL2 | ANISL1 | ANISL0 |

Legend: - = unimplemented, read as ' 0 '.

ANISL3:ANISLO : Analog input select bits.

| ANISL3 | ANISL2 | ANISL1 | ANISL0 | Analog input selection |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | All the ports are digital input |
| 0 | 0 | 0 | 1 | AN0 |
| 0 | 0 | 1 | 0 | AN1 |
| 0 | 0 | 1 | 1 | AN2 |
| 0 | 1 | 0 | 0 | AN3 |
| 0 | 1 | 0 | 1 | AN4 |
| 0 | 1 | 1 | 0 | AN5 |
| 0 | 1 | 1 | 1 | AN6 |
| 1 | 0 | 0 | 0 | AN7 |
| Other |  |  |  |  |

Note : To minimize power consumption, all the I/O pins should be carefully managed before entering sleep mode.

### 2.1.14 ADDATL, ADDATH (AD conversion data high-byte and low-byte Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Eh $(r)$ | ADDATL | D1 | D0 | - | - | - | - | - | - |
| 1Fh $(r)$ | ADDATH | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 |

Legend: - = unimplemented, read as ' 0 '.

The ADDATL and ADDATH registers is ADC conversion result. When ADC conversion is completed, the result is loaded into ADDATL and ADDATH, the ADCEN bit will be cleared, and the ADCIF bit will be set (if ADCIE are set).
2.1.15 Software Controlled LCD Module

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20h (r/w) | COMCON1 | - | - | - | - | COM3E | COM2E | COM1E | COM0E |
| $21 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | COMCON2 | COMEN | - | - | COMIS1 | COMIS0 | COMCK2 | COMCK1 | COMCK0 |

Legend: - = unimplemented, read as ' 0 '.
The pins IOB0~IOB3 on port B can be used as COM lines to drive an external LCD panels. To implement this function, the COMCON1 and COMCON2 registers used to setup the correct bias voltage on these pins.

### 2.1.15.1 COMCON1 (Software LCD COM Control Register1)

COMOE : IOBO / COMO Selection bit.
$=1$, IOBO is normal I/O.
$=0$, IOBO is COMO, $1 / 2$ VDD output (in LCD mode).
COM1E : IOB1 / COM1 Selection bit.
$=1$, IOB1 is normal I/O.
$=0$, IOB1 is COM1, $1 / 2$ VDD output (in LCD mode).
COM2E : IOB2 / COM2 Selection bit.
$=1$, IOB2 is normal I/O.
$=0$, IOB2 is COM2, $1 / 2$ VDD output (in LCD mode).
COM3E : IOB3 / COM3 Selection bit.
$=1$, IOB3 is normal I/O.
$=0$, IOB3 is COM3, $1 / 2$ VDD output (in LCD mode).

### 2.1.15.2 COMCON2 (Software LCD COM Control Register2)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $21 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | COMCON2 | COMEN | - | - | COMIS1 | COMIS0 | COMCK2 | COMCK1 | COMCK0 |

Legend: - = unimplemented, read as ' 0 '.
COMEN : COM module enable/disable bit.
= 1, Enable COM module.
$=0$, Disable COM module .
COMIS1:COMIS0 : COMn operating current selection (VDD = 5V).

| COMIS1 | COMIS0 | COMn operating current |
| :---: | :---: | :--- |
| 0 | 0 | 25 uA |
| 0 | 1 | 50 uA |
| 1 | 0 | 100 uA |
| 1 | 1 | 200 uA |

COMCK2:COMCKO : COMn turn-on time selection (interrupt).

| COMCK2 : COMCK0 |  |  | COMn Clock prescaler |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | System clock / 1024 |
| 0 | 0 | 1 | System clock / 2048 |
| 0 | 1 | 0 | System clock / 4096 |
| 0 | 1 | 1 | System clock / 8192 |
| 1 | 0 | 0 | System clock / 4 |
| 1 | 0 | 1 | System clock / 8 |
| 1 | 1 | 0 | System clock / 16 |
| 1 | 1 | 1 | System clock / 32 |

### 2.1.16 SYSCLK (System Clock Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $22 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | SYSCLK | CLKS | - | - | - | - | - | IRCPD | ECLKPD |

Legend: - = unimplemented, read as ' 0 '.
The FM8P756 could be operated either dual or single clock system selected by configuration words. Please refer to 2.14 for detail configuration selection description. This register is used to control the switch between different system clocks and power-down function of those clocks.

CLKS : System Clock Selection (only valid in dual clock mode)
$=1$, System Clock is External OSC/LIRC.
$=0$, System Clock is Internal 8 MHz or 4 MHz RC.
IRCPD : Internal RC Power down Control (only valid in dual clock mode)
$=1$, Internal 8 MHz or 4 MHz RC Power Down.
$=0$, Internal 8 MHz or 4 MHz RC Power ON.
Note: Make sure the system clock been switch to external OSC/RC before power down internal 8 MHz or 4 MHz RC.

ECLKPD : External clock (OSC/LIRC) Power down Control (only valid in dual clock mode)
= 1, External OSC/LIRC Power Down.
= 0, External OSC/LIRC Power ON.
Note: Make sure the system clock been switch to internal 8 MHz or 4 MHz RC before power down external OSC/LIRC.

### 2.1.17 CLOCON (Clock output Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $23 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | CLOCON | CLOEN | - | EXCLK | DINV | DUTY | CLOPS2 | CLOPS1 | CLOPS0 |

Legend: - = unimplemented, read as ' 0 '.
The FM8P756 provides one system clock output with prescaler function.
CLOEN : System Clock output function selection
$=1$, IOA5 is Clock Output.
$=0, I O A 5$ is normal I/O.
EXCLK : External clock (IOA2/TMCKI) function selection
$=1$, IOA2 is external clock input of timer.
$=0$, IOA2 is normal I/O.

DINV : System Clock output Duty invert selection bit.
If DUTY bit = 1 :
= $1,1 / 4$ duty output
$=0$, keep $3 / 4$ duty output
else:
Ignore.

DUTY : System Clock output duty selection bit.
$=1,3 / 4$ duty output.
$=0,1 / 2$ duty output.
CLOPS2:CLOPS0 : Clock Output prescaler setting

| CLOPS2 : CLOPSO | Clock Output prescaler ratio |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | DUTY $=0$ | DUTY $=1$ |  |  |  |
| 0 | 0 | $1: 1$ | $1: 2$ |  |  |  |  |
| 0 | 0 | 1 | $1: 2$ | $1: 4$ |  |  |  |
| 0 | 1 | 0 | $1: 4$ | $1: 8$ |  |  |  |
| 0 | 1 | 1 | $1: 8$ | $1: 16$ |  |  |  |
| 1 | 0 | 0 | $1: 16$ | $1: 32$ |  |  |  |
| 1 | 0 | 1 | $1: 32$ | $1: 64$ |  |  |  |
| Other |  |  |  | No function, don't use. |  |  |  |

### 2.1.18 APHCON, BPHCON, CPHCON (Port A, Port B, Port C Pull-high Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $25 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | APHCON | - | PHA6 | PHA5 | PHA4 | PHA3 | PHA2 | PHA1 | PHA0 |
| $26 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | BPHCON | - | - | PHB5 | PHB4 | PHB3 | PHB2 | PHB1 | PHB0 |
| $27 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | CPHCON | PHC7 | PHC6 | PHC5 | PHC4 | PHC3 | PHC2 | PHC1 | PHC0 |

Legend: - = unimplemented, read as ' 0 '.

Those registers are used to setup pull-high resistor enable/disable of each IO pins.
$=1$, Pull-high resistor enable.
$=0$, Pull-high resistor disable.

### 2.1.19 INTPA (Port A Interrupt / Wakeup control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $28 \mathrm{~h}(\mathrm{r} / \mathrm{w})$ | INTPA | PA7IEN | PA6IEN | PA5IEN | PA4IEN | PA3IEN | PA2IEN | PA1IEN | PAOIEN |

This register is used to enable/disable the interrupt/wakeup function of Port A. Please refer to 2.8.1 for detail description of External Interrupt and Wake up function.
= 1, Selected IO interrupt/wakeup enable.
$=0$, Selected IO interrupt/wakeup disable.

## FM8P756

### 2.1.20 WDTCON (Watchdog Timer Control Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29h (r/w) | WDTCON | WDTEN | I_WDT | I_TWDT | - | - | WDTPS2 | WDTPS1 | WDTPS0 |

Legend: - = unimplemented, read as '0'.

The FM8P756 builds in a watchdog timer with two different modes, normal watchdog reset and internal watchdog wakeup. The watchdog timer is controlled by this register (WDTCON). Please refer to 2.6 for detail Watchdog Timer description.

WDTEN : Watchdog Timer Enable/ Disable.
= 1, WDT Enable.
= 0 , WDT disable

I_WDT : Internal Watchdog Wakeup mode selection.
= 1, Internal Watchdog Wakeup Enable.
= 0, Internal Watchdog Wakeup Disable.

I_TWDT : Watchdog Timer Stable time required when operating in I_WDT mode (I_WDT bit = 1).
$=1,1.25 \mathrm{~ms}$
$=0,5 \mathrm{~ms}$ (default).
WDTPS2:WDTPS0 : Watchdog timer prescaler setting

| WDTPS2 WDTPS0 |  |  | WDT prescaler rate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1: 1(20 \mathrm{mS})$ |
| 0 | 0 | 1 | $1: 2(40 \mathrm{mS})$ |
| 0 | 1 | 0 | $1: 4(80 \mathrm{mS})$ |
| 0 | 1 | 1 | $1: 8(160 \mathrm{mS})$ |
| 1 | 0 | 0 | $1: 16(320 \mathrm{mS})$ |
| 1 | 0 | 1 | $1: 32(640 \mathrm{mS})$ |
| 1 | 1 | 0 | $1: 64(1.28 \mathrm{~S})$ |
| 1 | 1 | 1 | $1: 128(2.56 \mathrm{~S})$ |

### 2.1.21 TAB_BNK (Table Look-up function Bank select Register)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2Ah (r/w) | TB_BNK | - | - | - | - | - | BNK2 | BNK1 | BNK0 |

Legend: - = unimplemented, read as ' 0 '.

The FM8P756 provides a table look-up function and the bank selection of ROM data is controlled by this register. Please refer to 2.10 for detail operation of look-up table function.

BNK2:BNKO : Page selection of Look-up table

| BNK2 : BNK0 |  | BANK select |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 000 XXXX XXXX Table location |
| 0 | 0 | 1 | 001 XXXX XXXX Table location |
| 0 | 1 | 0 | 010 XXXX XXXX Table location |
|  | 1 |  | । |
| 1 | 1 | 1 | 111 XXXX XXXX Table location |

2.1.22 ACC (Accumulator)

| Address | Name | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N/A (r/w) | ACC | Accumulator |  |  |  |  |  |  |  |

Accumulator is an internal data transfer, or instruction operand holding. It cannot be addressed.

### 2.2 I/O Ports

There are totally 21 bi-directional tri-state I/O ports and one (IOA7) input only. All I/O pins (IOA<6:0>, IOB<5:0> and IOC $<7: 0>$ ) have specified data direction control registers (IOSTA, IOSTB and IOSTC) which can configure these pins as output or input.
All the IO pins can also enable or disable a weak internal pull-high by setting APHCON, BPHCON and CPHCON.
This weak pull-high will be automatically turned off when the pin is configured as an output pin.
VR pin is reference voltage input pin of the ADC module, this pin does not have I/O function.
The Configuration Words can set IOA7 to Reset functions. When acting as Reset functions the pins will read as "0" during port read.
Please note, IOB2 and VR voltage on these pins must not exceed VDD, otherwise it will cause the pin breakdown.

Figure 2.3: Block Diagram of I/O Pins
IOB5, IOC7 ~ IOC0:


Pull-high/ADC/OSC are not shown in this figure

## FEELING

IOA7:


Voltage on this pin must not exceed VDD.
VR:


Voltage on this pin must not exceed VDD.
IOBO ~ IOB3:


### 2.3 Timer/Event Counter (TMR1, TMR2, TMR3)

The FM8P756 contains three 8-bit down-counts Timers/Counters. All these timers have auto reload function, TMR1 and TMR2 can be to perform PWM function.

Figure 2.4: Simple Block Diagram of the Timer 1 ~ 3


### 2.3.1 Clock Source

Timer1 and Timer2 has four clock sources can be selected, Timer3 has three clock sources can be selected.

### 2.3.1.1 TMCKI (IOA2)

The event counter mode would be activated when the source of TMCKI (IOA2) used. At this mode, the rising/ falling edge of the event could also be selected separately.

### 2.3.1.2 Crystal or External RC Oscillator

In this mode, the timer clock source from Crystal / ERC oscillator module. Oscillator module operating modes are defined by the Fosc bit in the configuration word.
Please note that, in this case, the clock input to the timer in two paths, and therefore will have the following composition:
Table 2.1: Selection of Timer 1 ~ 3 Clock source

| Fosc mode of Configuration word | Timer $1 \sim 3$ Clock |
| :--- | :--- |
| HIRC | Only HIRC 8 MHz |
| HIRC \& LIRC | HIRC 8 MHz or LIRC 12 KHz |
| HIRC \& XT or HIRC \& LF | HIRC 8 MHz or Crystal oscillator source |
| ERC | Only External RC oscillator source |
| LIRC | Only LIRC 12 KHz |
| XT or LF | Only Crystal oscillator source |

Since the oscillator module is controlled by the Fosc bit, if need a combination of multiple clock sources, the need to carefully choose the configuration word Fosc operating mode.

### 2.3.1.3 Internal 8MHz RC Oscillator

In this mode, timer clock source from internal 8 MHz RC oscillator. Please note that this clock source can only be used in the following modes:
Table 2.2: Selection of 8 MHz HIRC clock source

| Fosc mode of Configuration word | Timer $1 \sim 3$ Clock |
| :--- | :---: |
| HIRC | HIRC 8 MHz can be selected |
| HIRC \& LIRC |  |
| HIRC \& XT or HIRC \& LF |  |
| ERC or LIRC or XT or LF |  |

### 2.3.1.4 Internal 8MHz RC Oscillator *2

In this mode, the IRC frequency is multiplied by 2 , as the timer clock source, this clock source using the same Opportunity and Table 2.2.

Note : This mode only for Timer1 and Timer2.

### 2.3.2 Prescaler

Each timer contains a 3-bits prescaler which can scale the timer or counter from 1:1 to 1:128.

| TxPS2 : TxPS0 |  |  | TMRx Prescal rate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1: 1$ |
| 0 | 0 | 1 | $1: 2$ |
| 0 | 1 | 0 | $1: 4$ |
| 0 | 1 | 1 | $1: 8$ |
| 1 | 0 | 0 | $1: 16$ |
| 1 | 0 | 1 | $1: 32$ |
| 1 | 1 | 0 | $1: 64$ |
| 1 | 1 | 1 | $1: 128$ |

### 2.4 Pulse Width Modulation (PWM)

FM8P756 provides two PWM output shared with TMR1 and TMR2. When PWM1 or PWM2 selected, TMR1/TMR2 will be the duty of PWM1/PWM2.
PWM1 and PWM2 period is fixed resolution of 8-bits; duty time output a maximum resolution of 8-bits (normal mode) or 6-bits (extended mode).
The PWM outputs are on the IOA4/ADC4/INT4/PWM1, and IOB4/ADC5/PWM2 pins.
The user needs to set the T1MOD bit (PWM1CON<7>) to enable the PWM1 output. When T1MOD bit is set, the IOA4/ADC4/INT4/PWM1 pin is configured as PWM1 output and forced as an output, irrespective of the data direct bit (IOSTA<6>). When the T1MOD is clear, the pin behaves as a I/O pin.
Similarly, the T2MOD bit (PWM2CON<7>) controls the configuration of the IOB4/ADC5/PWM2 pin.
The FM8P756 PWM has two modes of operation; PWM1 and PWM2 have normal mode, and the extension mode, detailed description as follows:

### 2.4.1 Normal PWM mode

In the Normal PWM mode, it is a general purpose PWM mode; this mode can be used in the PWM1 and PWM2.

The PWM1 period time is fixed; period time can be calculated as follows:

$$
\text { Period time of PWM1 }=256 \text { * TMR1 Prescal rate * } \frac{1}{\text { Clock source frequency }}
$$

The duty cycle of PWM1 is determined by the 8-bit value T1LA, PWM1 duty time is as follows:


PWM1 and PWM2 structure is the same. Therefore, these formulas can be used directly in PWM2.

Example 2.2: PWM1 Setting (Normal mode)

| Address | Code | - |
| :---: | :---: | :---: |
| NA | \#include <8P756.ASH> |  |
|  | ... |  |
|  | //Set PWM1 Duty |  |
| n | MOVIA 0x32 |  |
| $\mathrm{n}+1$ | MOVAR T1CON | ;CLK source is Crystal, Prescaler 1:4 |
|  | ;Period time $=2564^{*}(1 / 16 \mathrm{MHz})=64 \mathrm{uS}$ |  |
| $n+2$ | MOVIA 0x80 |  |
| $\mathrm{n}+3$ | MOVAR PWM1CON | ;Set to Normal PWM, interrupt rate 1:1 |
| $n+4$ | MOVIA 0xC8 |  |
| $\mathrm{n}+5$ | MOVAR T1LA | ;Set Duty (0xC8 down count to 0x00) |
|  |  | ;Duty time $=(0 x C 8+1)^{*} 4^{*}(1 / 16 \mathrm{MHz})=50.25 \mathrm{SS}$ |
| $\mathrm{n}+6$ | BSR T1CON,T1EN_B | ;Start PWM1 |
|  | //Interrupt setting, not required |  |
| $\mathrm{n}+7$ | MOVIA 0x81 |  |
| $\mathrm{n}+8$ | MOVAR INTEN | ;Enable global \& PWM1 interrupt |
| $\mathrm{n}+9$ | MOVIA 0x76 | ;Clear interrupt flag |
| $\mathrm{n}+10$ | MOVAR INTFLAG | ;Clear T1P1IF(PWM1) flag |

Note: 1. The PWM duty (Fosc/255 max) must be smaller than PWM period (Fosc/256). In this example, the frequency of external OSC is approximately 16 MHz .
2. The PWM duty has built-in controller circuit, user can directly change, and the new value will be automatically loaded to the next cycle.

Figure 2.5: Normal PWM Output Waveform

2.4.2 Extension PWM mode

In the extension PWM mode, PWM module will increase the delay to Duty cycle. This mode has three modes, can be select by T1LA <1:0> (PWM1) or T2LA <1:0> (PWM2). Therefore, in the extension mode, duty cycle maximum resolution is 6 -bits.
The PWM1 or PWM2 duty cycle is set by T1LA <7:2> or T2LA <7:2>. This mode can be used in the PWM1 and PWM2.

Figure 2.6: T1 or T2 LA bits allocation in the Extension PWM mode

T1 or T2 LA


| M1 : M0 |  | Stretched cycle number |
| :---: | :---: | :---: |
| 0 | 0 | None (Same as Normal mode) |
| 0 | 1 | Only 2nd |
| 1 | 0 | 1st and 3rd |
| 1 | 1 | 1st, 2nd and 3rd |

Figure 2.7: Extension PWM Output Waveform


Extension mode duty time can be calculated as follows:

or
T1LA $=\frac{\text { Duty time * Clock source frequency }}{\text { TMR1 Prescal rate }}$

Extension delay time is as follows:
Extension delay time $=$ TMR1 Prescal rate * $\frac{1}{\text { Clock source frequency }}$

PWM1 and PWM2 structure is the same. Therefore, these formulas can be used directly in PWM2.

Example 2.3: PWM1 Setting (Extension mode)


Note: 1. The PWM duty (Fosc/255 max) must be smaller than PWM period (Fosc/256). In this example, the frequency of external OSC is approximately 16 MHz .
2. The PWM duty has built-in controller circuit, user can directly change, and the new value will be automatically loaded to the next cycle.

### 2.5 Software controlled LCD

The FM8P756 have the software controlled LCD driving external LCD panels. The common pins for LCD driving, COM0~COM3, are pin shared with certain pin on IOBO~IOB3 port. The LCD signals (COM and SEG) are generated using the application program.
The LCD driver function is controlled using the COMCON1 and COMCON2 to controlling the overall on/off function, Also controls the bias voltage setup function. This enables the LCD COM driver to generate the necessary VDD/2 voltage levels for LCD 1/2 bias operations.

### 2.5.1 1/2 VDD Bias

The chip provides $1 / 2$ VDD bias in IOB0 ~ IOB3. User needs to set the COMIS<1:0> bits set Iсом current. To make the I/O Output $1 / 2$ VDD bias, must be setting COMEN bit to " 1 ".
When COMEN bit is " 1 ", COMOE direct control IOBO pin, users only need to control IOBO and COMOE two bits, IOSTBO does not affect the status of IOBO.
Similarly, COM3E ~ COM1E bits control the corresponding IOB3 ~ IOB1 pin.
Figure 2.8: Simplified Block Diagram of COM pins


IOB0~IOB2 some circuit are not shown in this figure
Table 2.3: COM 3~0 Pin Function

| COMEN | COMnE | Pin Function | IOB3 $\sim 0$ |
| :---: | :---: | :---: | :---: |
| 0 | X | $\mathrm{I} / \mathrm{O}$ | 0 or 1 |
| 1 | 0 | COMn | $1 / 2$ VDD |
| 1 | 1 | $\mathrm{I} / \mathrm{O}$ | 0 or 1 |

Note: In the case of unused, the user must turn-off $1 / 2$ VDD bias (setting COMEN bit to " 0 "), reducing current consumption.

### 2.5.2 COMCK

The chip provides one set of dividers can be set, the user can use this divider to generate an interrupt triggers signal to generate LCD waveform by software program. If this interrupt source used in another application, COMEN bit must be set to "1".

### 2.6 Watch Dog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. So the WDT will still run even if the clock on the OSCI and OSCO pins is turned off, such as in SLEEP mode.
The WDT can be disabled by clearing the control bit WDTEN (WDTCON <7>) to "0".

The WDT has a typical time-out period of 20 mS (without prescaler). This period of this timer may be variant slightly because of temperature, voltage, and process variation. If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT controlled by the WDTCON register <2:0>. Thus, the longest time-out period is approximately 2.56 seconds.
The CLRWDT instruction clears the WDT and prevents it from timing out and generating a device reset.
The SLEEP instruction also resets the WDT. This gives the maximum SLEEP time before a WDT Wake-up Reset.

There are two type of watchdog timer mode could be selected by I_WDT (WDTCON <6>). When I_WDT bit disable, normal watchdog timer reset is selected. During normal operation or in SLEEP mode, a WDT time-out will cause the device reset and the $\overline{\mathrm{TO}}$ bit (STATUS $<4>$ ) will be cleared.
If I_WDT bit enabled, the internal watchdog timer wakeup will be used. The system wakeups from sleep, then jumps into interrupt vector with external interrupt request PAIF (INTFLAG<5>) and continues from next instruction instead of triggering a reset event. There is a stabilization time required for internal watchdog wakeup could be selected by I_TWDT (WDTCON<5>). The default value of this stabilization timer is 5 ms .

Example 2.4: Internal Watchdog Wakeup


Note: 1. BCR instruction is not recommended for Clear interrupt flag (INTFLAG register).
2. Interrupt backup / restore status code are not shown in this example.

FEELING
TECHNOLOGY
Example 2.5: Typical Watchdog Reset

| Address | Code |  |
| :---: | :---: | :---: |
| NA | \#include <8P756.ASH> |  |
| 0x000 | $\ldots$ |  |
|  | WDT Reset |  |
| n | CLRWDT |  |
| $\mathrm{n}+1$ | MOVIA $0 \times 87$ |  |
| $\mathrm{n}+2$ | MOVAR WDTCON | ;Sleep: 2.56S + Wakeup:20mS |
| $n+3$ |  |  |
| $\mathrm{n}+4$ |  |  |
| $n+5$ | SLEEP |  |
| $n+6$ | NOP |  |
| $\mathrm{n}+7$ | ... |  |
| $\mathrm{n}+8$ | $\ldots$ |  |

### 2.7 Reset

FM8P756 device may be RESET in one of the following ways:

1. Power-on Reset (POR)
2. Brown-out Reset (BOR)
3. RSTB Pin Reset
4. WDT time-out Reset

Some registers are not affected in any RESET condition. Their status is unknown on Power-on Reset and unchanged in any other RESET. Most other registers are reset to a "reset state" on Power-on Reset, RSTB or WDT Reset.
A Power-on RESET pulse is generated on-chip when Vdd rise is detected. To use this feature, the user merely ties the RSTB pin to Vdd.
On-chip Low Voltage Detector (LVDT) places the device into reset when Vdd is below a fixed voltage. This ensures that the device does not continue program execution outside the valid operation Vdd range. Brown-out RESET is typically used in AC line or heavy loads switched applications.
A RSTB or WDT Wake-up from SLEEP also results in a device RESET, and not a continuation of operation before SLEEP.
The $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ bits (STATUS $<4: 3>$ ) are set or cleared depending on the different reset conditions.

### 2.7.1 Power-up Reset Timer(PWRT)

The Power-up Reset Timer provides a nominal 20ms delay after Power-on Reset (POR), Brown-out Reset (BOR), RSTB Reset or WDT time-out Reset. The device is kept in reset state as long as the PWRT is active.
The PWDT delay will vary from device to device due to Vdd, temperature, and process variation.
Figure 2.9: Reset Timing
Case1: LVDT ON, RSTB Disable


Case2: LVDT OFF, RSTB Enable


Case3: LVDT OFF, RSTB Disable


Figure 2.10: Simplified Block Diagram of on-chip Reset Circuit


Table 2.4: Reset Conditions for Operational Registers

| Register | Address | Power-on Reset Brown-out Reset | WDT Reset RSTB Reset |
| :---: | :---: | :---: | :---: |
| ACC | N/A | xxxx xxxx | uuuu uuuu |
| INDF | 00h | xxxx xxxx | uuuu uauu |
| PCL | 01h | 00000000 | 00000000 |
| PCHBUF | 02h | ---- -000 | ---- -000 |
| STATUS | 03h | ---1 1xxx | ---\# \#xxx |
| FSR | 04h | xxxx xxxx | uuuu uuuu |
| - IOSTA | 05h | -111 1111 | -111 1111 |
| PORTA | 06h | xxxx xxxx | uuuu uuuu |
| IOSTB | 07h | --11 1111 | --11 1111 |
| PORTB | 08h | --xx xxxx | --uu uuuu |
| IOSTC | 09h | 11111111 | 11111111 |
| PORTC | OAh | xxxx xxxx | uuuu uuuu |
| T1CON | 10h | 0-00 0000 | 0-00 0000 |
| PWM1CON | 11h | 000-0000 | 000-0000 |
| T1LA | 12h | 11111111 | 11111111 |
| T2CON | 13h | 0-00 0000 | 0-00 0000 |
| PWM2CON | 14h | 000-0000 | 000-0000 |
| T2LA | 15h | 11111111 | 11111111 |
| T3CON | 16h | 0-00 0000 | 0-00 0000 |
| T3LA | 17h | 11111111 | 11111111 |
| T3CNT | 18h | 11111111 | 11111111 |
| INTEN | 19h | 0000-000 | 0000-000 |
| INTFLAG | 1Ah | -000-000 | -000-000 |
| ADCON1 | 1Bh | 0--- -000 | 0--- -000 |
| ADCON2 | 1Ch | ---- --00 | ---- --00 |
| ADCON3 | 1Dh | ---- 0000 | ---- 0000 |
| ADDATL | 1Eh | 00-- ---- | 00-- ---- |
| ADDATH | 1Fh | 00000000 | 00000000 |
| COMCON1 | 20h | ---- 0000 | ---- 0000 |
| COMCON2 | 21h | 0--0 0000 | 0--0 0000 |
| SYSCLK | 22h | 0--- --00 | 0--- --00 |
| CLOCON | 23h | 0-00 0000 | 0-00 0000 |
| APHCON | 25h | -000 0000 | -000 0000 |
| BPHCON | 26h | --00 0000 | --00 0000 |
| CPHCON | 27h | 00000000 | 00000000 |
| INTPA | 28h | 00000000 | 00000000 |
| WDTCON | 29h | 100--111 | 100--111 |
| TAB_BNK | 2Ah | ---- -000 | ---- -000 |
| T1CNT | 2Bh | 11111111 | 11111111 |
| T2CNT | 2Ch | 11111111 | 11111111 |
| General Purpose Registers | 40h ~ 9Fh | xxxx xxxx | Q uuuu uuuu |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented, $\#=$ refer to the following table for possible values.

FEELING
TECHNOLOGY
Table 2.5: $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ Status after Reset

| $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | RESET was caused by |
| :---: | :---: | :--- |
| 0 | 0 | WDT timer overflow from sleep mode |
| 0 | 1 | WDT timer overflow from normal mode |
| 1 | 0 | Set 'low" at RESETB from sleep mode |
| 1 | 1 | Power on reset |
| u | u | Set "low" at RESETB from normal mode |

Legend: $u=$ unchanged.
Table 2.6: $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ Status after Reset

| Event | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ |
| :--- | :---: | :---: |
| Power-on | 1 | 1 |
| WDT Time-out | 0 | u |
| SLEEP instruction | 1 | 0 |
| CLRWDT instruction | 1 | 1 |

Legend: $u=$ unchanged.

### 2.8 Interrupt

The FM8P756 has four kinds of interrupt sources:

1. 8 External $I O A<0: 7>$ pin changed interrupt
2. 3 Timers underflow interrupt (or PWM interrupt)
3. ADC conversion completion interrupt
4. LCD COM interrupt

INTFLAG is the interrupt flag register that recodes the interrupt requests to the relative flags.
A global interrupt enable bit, GIE (INTEN<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be enabled/ disabled through their corresponding enable bits in INTEN register regardless of the status of the GIE bit.
When an interrupt event occur with the GIE bit and its corresponding interrupt enable bit are all set, the GIE bit will be cleared by hardware to disable any further interrupts, and the next instruction will be fetched from address 004h. The interrupt flag bits must be cleared by software before re-enabling GIE bit to avoid recursive interrupts. The RETFIE instruction exits the interrupt routine and set the GIE bit to re-enable interrupt.
The flag bit in INTFLAG register is set by interrupt event regardless of the status of its mask bit.

### 2.8.1 PORTA<0:7> External Interrupt and Wakeup Function

The external interrupt on PORTA $<0: 7>$ are selected by INTPA $<0: 7>$ and PAIE (INTEN $<5>$ ). When the device is in normal mode and the specified IO status changed, the interrupt event will be triggered and the program will jump to 004h.
When the device is in sleep mode, those interrupts can also be used as an external wakeup signal. The device will restart system clock and the program will jump to 004h after startup timer timeout.


FEELING
TECHNOLOGY
Example 2.6: External IOAO pin change interrupt


Note : 1. BCR instruction is not recommended for Clear interrupt flag (INTFLAG register).
2. Interrupt backup / restore status code is not shown in this example.

Example 2.7: External IOAO pin change wakeup interrupt


Note: 1. BCR instruction is not recommended for Clear interrupt flag (INTFLAG register).
2. Interrupt backup / restore status code is not shown in this example.

## FM8P756

### 2.8.2 Timer1~3 Interrupt's

### 2.8.2.1 Timer 1 interrupt

At Timer mode, an underflow (00h $\rightarrow$ FFh) in the TMR1 counter will set the flag bit T1P1IF (INTFLAG<0>). At PWM mode, the end of each PWM period cycle to generate an interrupt. The interrupt rate can be adjusted by PWM1CON <3:0>. See Figure 2.11 for detail description.
The T1P1IF bit can be cleared by software. This interrupt can be disabled by clearing T1P1IE bit (INTEN<0>).

### 2.8.2.2 Timer 2 interrupt

At Timer mode, an underflow (00h $\rightarrow$ FFh) in the TMR2 counter will set the flag bit T2P2IF (INTFLAG<1>).
At PWM mode, the end of each PWM period cycle to generate an interrupt. The interrupt rate can be adjusted by PWM2CON <3:0>. See Figure 2.11 for detail description.
The T2P2IF bit can be cleared by software. This interrupt can be disabled by clearing T2P2IE bit (INTEN<1>).
Figure 2.11: PWM Interrupt Waveform


### 2.8.2.3 Timer 3 interrupt

An underflow ( $00 \mathrm{~h} \rightarrow \mathrm{FFh}$ ) in the TMR3 counter will set the flag bit T3IF (INTFLAG<2>). And the T3IF bit can be cleared by software. This interrupt can be disabled by clearing T3IE bit (INTEN<2>).

### 2.8.3 ADC conversion completion interrupt

When the A/D conversion is completed, the flag bit ADCIF (INTFLAG <6>) will be set. And the ADCIF bit can be cleared by software. This interrupt can be disabled by clearing ADCIE bit (INTEN<6>).

### 2.8.4 LCD COM interrupt

When the divider overflow occurs, the flag bit COMIF (INTFLAG <4>) will be set. And the COMIF bit can be cleared by software. This interrupt can be disabled by clearing COMIE bit (INTEN<4>).

FEELING
TECHNOLOGY

### 2.9 Analog to Digital Converter (ADC)

This analog to digital converter has 8 channels 10 bits $(8+2)$ resolution. The ADC is controlled by three control register, ADCON1, ADCON2, and ADCON3.

Example 2.8: Analog to Digital Conversion (Channel0 AD conversion)

| Address | Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| NA | \#include | <8P756.ASH> |  |  |
|  |  | ... |  |  |
| n |  | BTRSC | ADCON1,ADCEN_B |  |
| $\mathrm{n}+1$ |  | GOTO | \$-1 | ; Make Sure no ADC is processing |
| $n+2$ |  | MOVIA | 0x37 |  |
| $\mathrm{n}+3$ |  | MOVAR | INTFLAG | ; Clear ADCIF flag ${ }^{(\text {Note) }}$ |
| $\mathrm{n}+4$ |  | MOVIA | 0x00 | ; |
| $\mathrm{n}+5$ |  | MOVAR | ADCON1 | ; Select ADC Channel 0 (IOA0) conversion |
| $\mathrm{n}+6$ |  | MOVIA | 0x03 |  |
| $\mathrm{n}+7$ |  | MOVAR | ADCON2 | ; Set AD conversion rate: System clock / 128 |
| $\mathrm{n}+8$ |  | MOVIA | $0 \times 01$ |  |
| $\mathrm{n}+9$ |  | MOVAR | ADCON3 | ; Set AN0 analog input |
| $\mathrm{n}+10$ |  | BSR | ADCON1,ADCEN_B | ; ADC conversion start |
| $\mathrm{n}+11$ |  | BTRSS | INTFLAG,ADCIF_B |  |
| $\mathrm{n}+12$ |  | GOTO | \$-1 | ; Wait AD end of conversion |
| $\mathrm{n}+13$ |  | MOVR | ADDATH,A | ; Read ADC high byte data |
| $\mathrm{n}+14$ |  | MOVAR | $\ldots$ | ; Transfer ADC value to other register. |
| $\mathrm{n}+15$ |  | MOVR | ADDATL,A | ; Read ADC low byte data |
| $n+16$ |  | MOVAR | ... | ; Transfer ADC value to other register. |
|  |  | ... |  |  |

Note: BCR instruction is not recommended for Clear interrupt flag (INTFLAG register).

### 2.10 Look-Up Table Function

The Look-up Table function is built-in to access the data table within entire ROM area. The TAB_BNK register is used to address the high byte of the location of required ROM. The instructions TABL and TABH are used to read low byte and high byte of the addressed ROM. The result of instructions will be stored at ACC register. Please refer to the following example for detail.

Example 2.9: Look-up Table


### 2.11 Hexadecimal Convert to Decimal (HCD)

Decimal format is another number format for FM8P756. When the content of the data memory has been assigned as decimal format, it is necessary to convert the results to decimal format after the execution of ALU instructions. When the decimal converting operation is processing, all of the operand data (including the contents of the data memory (RAM), accumulator (ACC), immediate data, and look-up table) should be in the decimal format, or the results of conversion will be incorrect.
Instruction DAA can convert the ACC data from hexadecimal to decimal format after any addition operation and restored to ACC.
The conversion operation is illustrated in Example 2.10.

## Example 2.10: DAA CONVERSION



Instruction DAS can convert the ACC data from hexadecimal to decimal format after any subtraction operation and restored to ACC.
The conversion operation is illustrated in Example 2.11.
Example 2.11: DAS CONVERSION

| Address | Code |  |
| :---: | :---: | :---: |
| NA | \#include <8P756.ASH> |  |
| n | $\ldots$ |  |
| $\mathrm{n}+1$ | MOVIA 0x10 | ;Set immediate data = decimal format number "10" (ACC $\leftarrow 10 \mathrm{~h})$ |
| $\mathrm{n}+2$ | MOVAR 0x40 | ;Load immediate data "90" to data memory address 40H |
| $\mathrm{n}+3$ | MOVIA 0x20 | ;Set immediate data = decimal format number "20" (ACC $\leftarrow 20 \mathrm{~h})$ |
| $\mathrm{n}+4$ | SUBAR 0x40,A | ;Contents of the data memory address 40 H and ACC are binary-subtracted |
|  |  | ;the result loads to the ACC (ACC $\leftarrow$ FOh, $C \leftarrow 0$ ) |
| $\mathrm{n}+5$ | DAS $0 \times 40, A$ | ;Convert the content of ACC to decimal format, and restored to ACC |
|  |  | ;The result in the ACC is " 90 " and the carry bit C is " 0 ". This represents |
|  | $\square$ | ;the decimal number "-10" |
| $\mathrm{n}+6$ | $\ldots$ |  |

### 2.12 Dual Clock Function

The chip can be operated in three different dual clock function, users need to use it, and the configuration word must be set to one of following:

- HIRC \& LIRC
- HIRC \& XT
- HIRC \& LF

If not in these states, will not be able to use dual clock function. By default, the system is the use of internal HIRC frequency as the clock source, and the two oscillator circuit is in the enable state. If not used, turn off unused oscillator power (via SYSCLK), can be reduce unnecessary current consumption.
When you want to switch clock source, recommend follow these steps:

1. Turn-on another oscillator power.
2. Wait oscillator to stable (XT and LF mode requires this step).
3. Set WDT prescaler to 1:128 and Clear Watch-dog (avoid watchdog overflow).
4. Set or Clear CLKS bit (SYSCLK $<7>$ ) to switch to another clock source.
5. Wait two NOP instruction (Required sequence).
6. Clear Watch-dog and set back to original settings.
7. If original oscillator not used, turn-off it.

Since the oscillator from the off state to the normal output clock oscillator needs some time to wait for a stable, at each oscillation mode, we recommend waiting time should be greater than the following table:

Table 2.7: Recommend typical wait time

| Situation | Typical waiting time |
| :--- | :---: |
| Crystal $\rightarrow$ HIRC | 10 uS |
| HIRC $\rightarrow$ Crystal $(4$ to 20 MHz$)$ | 1.5 mS |
| HIRC $\rightarrow$ Crystal $(32 \mathrm{KHz})$ | $5 \sim 370 \mathrm{mS}$ |
| HIRC $\rightarrow$ LIRC | 1.5 mS |

Note: 1. This table is for reference only.
2. Quartz crystal characteristics vary according to type, package and manufacturer, the users must be carefully tested and verified.
3. RC oscillator mode will change depending on the operating voltage, the user must carefully tested and verified.

Example 2.12: Switching from HIRC to External clock (or LIRC)


Similarly, switching from External clock (or LIRC) to HIRC also this procedure.

### 2.13 Oscillator Configurations

FM8P756 can be operated in five different combinations of oscillator modes. Users can program Configuration Words (Fosc) to select the appropriate modes. The five different system clock modes are combination of the following oscillators:

- LF: Low Frequency Crystal Oscillator
- XT: Crystal/Resonator Oscillator
- ERC: External Resistor/ Voltage Controlled Oscillator
- HIRC: High speed Internal Resistor/Capacitor Oscillator
- LIRC: Low speed Internal Resistor/Capacitor Oscillator

In LF, or XT modes, a crystal or ceramic resonator in connected to the OSCI and OSCO pins to establish oscillation. When in LF, or XT modes, the devices can have an external clock source drive the OSCI pin. The ERC device option offers additional cost savings for timing insensitive applications. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext), the operating temperature, and the process parameter.
The IRC option offers largest cost savings for timing insensitive applications.
Figure 2.12: XT or LF Oscillator Modes (Crystal Operation or Ceramic Resonator)


Figure 2.13: XT or LF Oscillator Modes (External Clock Input Operation)


Figure 2.14: ERC Oscillator Mode (External RC Oscillator)


The typical oscillator frequency vs. external resistor is as following table When Cext = 0.01uf (103)

| 5 V |  | 3 V |  |
| :---: | :---: | :---: | :---: |
| Rext | Frequency | Rext | Frequency |
| 4.3 M | 32 KHz | 3.6 M | 32 KHz |
| 210 K | 500 KHz | 238 K | 500 KHz |
| 108 K | 1.0 MHz | 116 K | 1.0 MHz |
| 56 K | 2.0 MHz | 59 K | 2.0 MHz |
| 30 K | 4.0 MHz | 30 K | 4.0 MHz |
| 16 K | 8.0 MHz | 16 K | 8.0 MHz |
| 11 K | 12.0 MHz | 11 K | 12.0 MHz |

Note: Values are provided for design reference only.

Figure 2.15: HIRC/LIRC Oscillator Mode (Internal R, Internal C Oscillator)


### 2.14 Configuration Words

Table 2.8: Configuration Words

| Name | Description |
| :---: | :---: |
| Fosc | Oscillator Selection Bit <br> $\rightarrow$ HIRC ( 8 MHz or 4 MHz ) mode (default) <br> $\rightarrow$ HIRC ( 8 MHz or 4 MHz ) \& LIRC ( 12 KHz ) mode <br> $\rightarrow$ HIRC ( 8 MHz or 4 MHz ) \& XT crystal mode <br> $\rightarrow$ HIRC (8 MHz or 4 MHz ) \& LF crystal mode <br> $\rightarrow$ ERC mode <br> $\rightarrow$ LIRC ( 12 KHz ) mode <br> $\rightarrow$ XT crystal mode <br> $\rightarrow$ LF crystal mode <br> Note: LIRC 12 KHz is an uncalibrated low frequency oscillator |
| WDTEN | Watchdog Timer Enable Bit <br> $\rightarrow$ WDT enabled (default) <br> $\rightarrow$ WDT disabled |
| LVDT | Low Voltage Detector Selection Bit $\begin{aligned} & \rightarrow \text { LVDT }=2.2 \mathrm{~V} \\ & \rightarrow \text { LVDT }=2.6 \mathrm{~V} \\ & \rightarrow \text { LVDT }=3.7 \mathrm{~V} \quad \text { (default) } \end{aligned}$ |
| RSTBIN | IOA7/RSTB Pin Selection Bit <br> $\rightarrow$ RSTB pin is selected (default) <br> $\rightarrow$ IOA7 pin is selected |
| OSCD | Instruction Period Selection Bit <br> $\rightarrow$ four oscillator periods (4T) (default) <br> $\rightarrow$ two oscillator periods (2T) |
| SYS_CK | System Clock Selection bit $\begin{aligned} & \rightarrow 8 \mathrm{MHz} \\ & \rightarrow 4 \mathrm{MHz} \\ & \hline \end{aligned}$ |
| OSCOUT | IOA5/OSCO Pin Selection Bit for ERC mode <br> $\rightarrow$ OSCO pin is selected (default) <br> $\rightarrow$ IOA5 pin is selected |
| PROTECT | Code Protection Bit <br> $\rightarrow$ NO, OTP code protection off (default) <br> $\rightarrow$ YES, OTP code protection on |

Table 2.9: Selection of IOA5/OSCI and IOA6/OSCO Pin

| Mode of oscillation | IOA6/OSCI | IOA5/OSCO |
| :---: | :---: | :---: |
| HIRC/LIRC | Force to IOA6 | Force to IOA5 |
| ERC | Force to OSCI | IOA5/OSCO selected by OSCOUT bit |
| XT, LF | Force to OSCI | Force to OSCO |

### 3.0 INSTRUCTION SET

| Mnemonic, Operands |  | Description | Operation | Cycles | Status <br> Affected |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BCR | R, bit | Clear bit in R | $0 \rightarrow \mathrm{R}<\mathrm{b}>$ | 1 | - |
| BSR | R, bit | Set bit in R | $1 \rightarrow$ R<b> | 1 | - |
| BTRSC | R, bit | Test bit in R, Skip if Clear | Skip if $R<b>=0$ | $1 / 2^{(1)}$ | - |
| BTRSS | R, bit | Test bit in R, Skip if Set | Skip if $R<b>=1$ | $1 / 2^{(1)}$ | - |
| NOP |  | No Operation | No operation | 1 | - |
| CLRWDT |  | Clear Watchdog Timer | $\begin{aligned} & \text { 00h } \rightarrow \text { WDT, } \\ & \text { 00h } \rightarrow \text { WDT prescaler } \end{aligned}$ | 1 | $\overline{\text { TO, }} \overline{\mathrm{PD}}$ |
| SLEEP |  | Go into power-down mode | $\begin{aligned} & \text { 00h } \rightarrow \text { WDT, } \\ & \text { 00h } \rightarrow \text { WDT prescaler } \end{aligned}$ | 1 | $\overline{\text { TO }}, \overline{\mathrm{PD}}$ |
| TABL | R | Read low byte ROM table to (acc) ROM table address=\{TB BNK,index of R\} | ACC=ROM\{BANK index: $R\}[7: 0]$ | 2 | - |
| TABH | R | Read high byte ROM table to (acc) ROM table address=\{TB BNK,index of R\} | $A C C=R O M\{B A N K$ index : R\}[15:8] | 2 | - |
| DAA | R, d | Adjust data format of register from HEX to DEC after any addition operation | R (hex) $\rightarrow$ dest (dec) | 1 | C |
| DAS | R, d | Adjust data format of register from HEX to DEC after any subtraction operation | R (hex) $\rightarrow$ dest (dec) | 1 | C |
| RETURN |  | Return from subroutine | Top of Stack $\rightarrow$ PC | 2 | - |
| RETFIE |  | Return from interrupt, set GIE bit | $\begin{aligned} & \text { Top of Stack } \rightarrow \text { PC, } \\ & 1 \rightarrow \text { GIE } \end{aligned}$ | 2 | - |
| RETF |  | Return from interrupt | Top of Stack $\rightarrow$ PC, | 2 | - |
| CLRA |  | Clear ACC | 00h $\rightarrow$ ACC | 1 | Z |
| CLRR | R | Clear R | 00h $\rightarrow$ R | 1 | Z |
| MOVAR | R | Move ACC to R | ACC $\rightarrow$ R | 1 | - |
| MOVR | R, d | Move R | $\mathrm{R} \rightarrow$ dest | 1 | Z |
| MOV2 | R, d | Move R | $\mathrm{R} \rightarrow$ dest | 1 | - |
| DECR | R, d | Decrement R | $\mathrm{R}-1 \rightarrow$ dest | 1 | Z |
| DECRSZ | R, d | Decrement R, Skip if 0 | R-1 $\rightarrow$ dest, Skip if result $=0$ | $1 / 2^{(1)}$ | - |
| INCR | R, d | Increment R | $\mathrm{R}+1 \rightarrow$ dest | 1 | Z |
| INCRSZ | R, d | Increment R, Skip if 0 | $\mathrm{R}+1 \rightarrow$ dest, Skip if result $=0$ | $1 / 2^{(1)}$ | - |
| ADDAR | R, d | Add ACC and R | $\mathrm{R}+\mathrm{ACC} \rightarrow$ dest | 1 | C, DC, Z |
| SUBAR | R, d | Subtract ACC from R | $\mathrm{R}-\mathrm{ACC} \rightarrow$ dest | 1 | C, DC, Z |
| ADCAR | R, d | Add ACC and R with Carry | $\mathrm{R}+\mathrm{ACC}+\mathrm{C} \rightarrow$ dest | 1 | C, DC, Z |
| SBCAR | R, d | Subtract ACC from R with Carry | $\mathrm{R}+\overline{\mathrm{ACC}}+\mathrm{C} \rightarrow$ dest | 1 | C, DC, Z |
| ANDAR | R, d | AND ACC with R | ACC and $\mathrm{R} \rightarrow$ dest | 1 | Z |
| IORAR | R, d | Inclusive OR ACC with $R$ | ACC or $\mathrm{R} \rightarrow$ dest | 1 | Z |
| XORAR | R, d | Exclusive OR ACC with $R$ | $R$ xor $A C C \rightarrow$ dest | 1 | Z |
| COMR | R, d | Complement R | $\overline{\mathrm{R}} \rightarrow$ dest | 1 | Z |
| RL | R, d | Rotate left R | $\begin{aligned} & \mathrm{R}<6: 0>\rightarrow \text { dest }<7: 1>, \\ & \mathrm{R}<7>\rightarrow \text { dest }<0> \end{aligned}$ | 1 | - |
| RLR | R, d | Rotate left R through Carry | $\begin{aligned} & \mathrm{R}<7>\rightarrow \mathrm{C}, \\ & \mathrm{R}<6: 0>\rightarrow \text { dest }<7: 1> \\ & \mathrm{C} \rightarrow \text { dest<0> } \end{aligned}$ | 1 | C |
| RLO | R, d | Rotate left R through 0 | $\begin{aligned} & R<6: 0>\rightarrow \text { dest }<7: 1>, \\ & 0 \rightarrow \text { dest }<0> \end{aligned}$ | 1 | - |


| Mnemonic, Operands |  | Description | Operation | Cycles | Status Affected |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RL1 | R, d | Rotate left R through 1 | $\begin{aligned} & \mathrm{R}<6: 0>\rightarrow \text { dest }<7: 1> \\ & 1 \rightarrow \text { dest }<0> \end{aligned}$ | 1 | - |
| RR | R, d | Rotate right R | $\begin{array}{\|l} R<7: 1>\rightarrow \text { dest<6:0>, } \\ R<0>\rightarrow \text { dest }<7> \end{array}$ | 1 | - |
| RRR |  | Rotate right R through Carry | $\begin{aligned} & C \rightarrow \text { dest }<7>, \\ & R<7: 1>\rightarrow \text { dest }<6: 0>, \\ & R<0>\rightarrow C \end{aligned}$ | 1 | C |
| RRO | R, d | Rotate right R with 0 | $\begin{aligned} & 0 \rightarrow \text { dest }<7> \\ & \mathrm{R}<7: 1>\rightarrow \text { dest }<6: 0> \end{aligned}$ | 1 | - |
| RR1 | R, d | Rotate right R with 1 | $\begin{aligned} & 1 \rightarrow \text { dest }<7>, \\ & \mathrm{R}<7: 1>\rightarrow \text { dest }<6: 0>, \end{aligned}$ | 1 | - |
| SWAPR | R, d | Swap R | $\begin{aligned} & \mathrm{R}<3: 0>\rightarrow \text { dest<7:4>, } \\ & \mathrm{R}<7: 4>\rightarrow \text { dest<3:0> } \end{aligned}$ | 1 | - |
| MOVIA | I | Move Immediate to ACC | $1 \rightarrow$ ACC | 1 | - |
| ADDIA | 1 | Add ACC and Immediate | $1+$ ACC $\rightarrow$ ACC | 1 | C, DC, Z |
| SUBIA | I | Subtract ACC from Immediate | $1-$ ACC $\rightarrow$ ACC | 1 | C, DC, Z |
| ANDIA | I | AND Immediate with ACC | ACC and I $\rightarrow$ ACC | 1 | Z |
| IORIA | I | OR Immediate with ACC | ACC or I $\rightarrow$ ACC | 1 | Z |
| XORIA | I | Exclusive OR Immediate to ACC | ACC xor I $\rightarrow$ ACC | 1 | Z |
| RETIA | I | Return, place Immediate in ACC | $\begin{aligned} & \mathrm{I} \rightarrow \text { ACC, } \\ & \text { Top of Stack } \rightarrow \text { PC } \end{aligned}$ | 2 | - |
| CALL | I | Call subroutine | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \text { Top of Stack, } \\ & \mathrm{I} \rightarrow \mathrm{PC}<10: 0> \\ & \mathrm{I}<10: 8>\rightarrow \text { PCHBUF<2:0> } \end{aligned}$ | 2 | - |
| GOTO | I | Unconditional branch | $\begin{aligned} & \mathrm{I} \rightarrow \mathrm{PC}<10: 0> \\ & \mathrm{I}<10: 8>\rightarrow \text { PCHBUF<2:0> } \end{aligned}$ | 2 | - |
| TMSZA |  | If $(\mathrm{ACC})=0$, skip next instruction | Skip if $\mathrm{ACC}=0$ | $1 / 2^{(1)}$ | - |
| TMSZR | R | If $(\mathrm{R})=0$, skip next instruction | Skip if $R=0$ | $1 / 2^{(1)}$ | - |
| TMSNZR | R | If $(\mathrm{R}) \neq 0$, skip next instruction | Skip if $R \neq 0$ | $1 / 2^{(1)}$ | - |
| TMCOMP | R | If (acc) $=(\mathrm{R})$, skip next instruction | Skip if (acc) $=(\mathrm{R})$ | $1 / 2^{(1)}$ | - |
| TMCOMPB | R | If (acc) $\neq(\mathrm{R})$, skip next instruction | Skip if (acc) $\neq(\mathrm{R})$ | $1 / 2^{(1)}$ | - |

Note: 1.2 cycles for skip, else 1 cycle.
2. bit: Bit address within an 8-bit register $R$

R : Register address ( 00 h to BFh)
I: Immediate data
ACC:Accumulator
d : Destination select;
=0 (store result in ACC)
$=1$ (store result in file register R)
dest : Destination
PC : Program Counter
WDT :Watchdog Timer Counter
GIE : Global interrupt enable bit
TO : Time-out bit
$\overline{P D}$ : Power-down bit
C: Carry bit
DC: Digital carry bit
Z : Zero bit

| ADCAR | Add ACC and R with Carry |
| :---: | :---: |
| Syntax: Operands: | ADCAR R, d |
|  | $0 \leq R \leq 0 \times B F$ |
|  | $d \in[0,1]$ |
| Operation: | $\mathrm{R}+\mathrm{ACC}+\mathrm{C} \rightarrow$ dest |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the ACC register and register ' $R$ ' with Carry. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is ' 1 ' the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| ADDAR | Add ACC and R |
| Syntax: | ADDAR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | ACC $+\mathrm{R} \rightarrow$ dest |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the ACC register and register ' $R$ '. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is ' 1 ' the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| ADDIA | Add ACC and Immediate |
| Syntax: | ADDIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | ACC + I $\rightarrow$ ACC |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the ACC register with the 8 -bit immediate ' $I$ '. The result is placed in the ACC register. |
| Cycles: | 1 |
| ANDAR | AND ACC and R |
| Syntax: | ANDAR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | ACC and $\mathrm{R} \rightarrow$ dest |
| Status Affected: | Z |
| Description: | The contents of the ACC register are AND'ed with register ' $R$ '. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is ' 1 ' the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| ANDIA | AND Immediate with ACC |
| Syntax: | ANDIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | ACC AND I $\rightarrow$ ACC |
| Status Affected: | Z |
| Description: | The contents of the ACC register are AND'ed with the 8 -bit immediate ' 1 '. The result is placed in the ACC register. |
| Cycles: | 1 |


| BCR | Clear Bit in R |
| :---: | :---: |
| Syntax: | BCR R, b |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $0 \leq b \leq 7$ |
| Operation: | $0 \rightarrow R<b>$ |
| Status Affected: | None |
| Description: | Clear bit 'b' in register 'R'. |
| Cycles: | 1 |
| BSR | Set Bit in R |
| Syntax: | BSR R, b |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $0 \leq b \leq 7$ |
| Operation: | $1 \rightarrow \mathrm{R}<\mathrm{b}>$ |
| Status Affected: | None |
| Description: | Set bit 'b' in register 'R'. |
| Cycles: | 1 |
| BTRSC | Test Bit in R, Skip if Clear |
| Syntax: | BTRSC R, b |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $0 \leq b \leq 7$ |
| Operation: | Skip if $R<b>=0$ |
| Status Affected: | None |
| Description: | If bit 'b' in register ' $R$ ' is 0 then the next instruction is skipped. |
|  | If bit ' $b$ ' is 0 then next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead making this a 2 -cycle instruction. |
| Cycles: | 1/2 |
| BTRSS | Test Bit in R, Skip if Set |
| Syntax: | BTRSS R, b |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $0 \leq b \leq 7$ |
| Operation: | Skip if $R<b>=1$ |
| Status Affected: | None |
| Description: | If bit ' $b$ ' in register ' $R$ ' is ' 1 ' then the next instruction is skipped. |
|  | If bit ' $b$ ' is ' 1 ', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 -cycle instruction. |
| Cycles: | 1/2 |
| CALL | Subroutine Call |
| Syntax: | CALL I |
| Operands: | $0 \leq 1 \leq 0 x 7 \mathrm{FF}$ |
| Operation: | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \text { Top of Stack, } \\ & \mathrm{I} \rightarrow \mathrm{PC}<10: 0> \end{aligned}$ |
|  | I < 10:8> $\rightarrow$ PCHBUF<2:0> |
| Status Affected: | None |
| Description: | Subroutine call. First, return address (PC+1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. |
| Cycles: | 2 |



\begin{tabular}{|c|c|}
\hline DAS \& Adjust ACC's data format from HEX to DEC <br>
\hline \multirow[t]{6}{*}{Syntax:
Operands:

Operation:
Status Affected:
Description:} \& DAS R, d <br>
\hline \& $0 \leq R \leq 0 \times B F$ <br>
\hline \& $d \in[0,1]$ <br>
\hline \& R (hex) $\rightarrow$ dest(dec) <br>
\hline \& C <br>
\hline \& Convert the register data from hexadecimal to decimal format after any subtraction operation. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. <br>
\hline Cycles: \& 1 <br>
\hline DECR \& Decrement R <br>
\hline Syntax: \& DECR R, d <br>

\hline Operands: \& $$
\begin{aligned}
& 0 \leq R \leq 0 \times B F \\
& d \in[0,1]
\end{aligned}
$$ <br>

\hline Operation: \& R-1 $\rightarrow$ dest <br>
\hline Status Affected: \& Z <br>
\hline Description: \& Decrement of register ' $R$ '. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. <br>
\hline Cycles: \& 1 <br>
\hline DECRSZ \& Decrement R, Skip if 0 <br>
\hline Syntax: \& DECRSZ R,d <br>

\hline Operands: \& $$
\begin{aligned}
& 0 \leq R \leq 0 \times B F \\
& d \in[0,1]
\end{aligned}
$$ <br>

\hline Operation: \& R - $1 \rightarrow$ dest; skip if result $=0$ <br>
\hline Status Affected: \& None <br>

\hline Description: \& | The contents of register ' $R$ ' are decrement. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| :--- |
| If the result is 0 , the next instruction, which is already fetched, is discarded and a NOP is executed instead and making it a two-cycle instruction. | <br>

\hline Cycles: \& 1/2 <br>
\hline GOTO \& Unconditional Branch <br>
\hline Syntax: \& GOTO I <br>
\hline Operands: \& $0 \leq 1 \leq 0 x 7 \mathrm{FF}$ <br>
\hline \multirow[t]{2}{*}{Operation:} \& $1 \rightarrow \mathrm{PC}<10: 0>$ <br>
\hline \& $\mathrm{l}<10: 8>\rightarrow$ PCHBUF<2:0> <br>
\hline Status Affected: \& None <br>
\hline Description: \& GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. <br>
\hline Cycles: \& 2 <br>
\hline INCR \& Increment R <br>
\hline Syntax: \& INCR R, d <br>

\hline Operands: \& $$
\begin{aligned}
& 0 \leq R \leq 0 \times B F \\
& d \in[0,1]
\end{aligned}
$$ <br>

\hline Operation: \& $\mathrm{R}+1 \rightarrow$ dest <br>
\hline Status Affected: \& Z <br>
\hline Description: \& The contents of register ' $R$ ' are increment. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. <br>
\hline Cycles: \& 1 <br>
\hline
\end{tabular}

| INCRSZ | Increment R, Skip if 0 |
| :---: | :---: |
| Syntax: | INCRSZ R,d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $d \in[0,1]$ |
| Operation: | $\mathrm{R}+1 \rightarrow$ dest, skip if result $=0$ |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are increment. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is the result is stored back in register ' $R$ '. |
|  | If the result is 0 , then the next instruction, which is already fetched, is discarded and a NOP is executed instead and making it a two-cycle instruction. |
| Cycles: | 1/2 |
| IORAR | OR ACC with R |
| Syntax: | IORAR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $d \in[0,1]$ |
| Operation: | ACC or $\mathrm{R} \rightarrow$ dest |
| Status Affected: | Z |
| Description: | Inclusive OR the ACC register with register ' $R$ '. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is placed back in register ' $R$ '. |
| Cycles: | 1 |
| IORIA | OR Immediate with ACC |
| Syntax: | IORIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | ACC or I $\rightarrow$ ACC |
| Status Affected: | Z |
| Description: | The contents of the ACC register are OR'ed with the 8-bit immediate ' l '. The result is placed in the ACC register. |
| Cycles: | 1 |
| MOVAR | Move ACC to R |
| Syntax: | MOVAR R |
| Operands: | $0 \leq R \leq 0 \times B F$ |
| Operation: | ACC $\rightarrow$ R |
| Status Affected: | None |
| Description: | Move data from the ACC register to register ' $R$ '. |
| Cycles: | 1 |
| MOVIA | Move Immediate to ACC |
| Syntax: | MOVIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | $1 \rightarrow$ ACC |
| Status Affected: | None |
| Description: | The 8 -bit immediate ' $l$ ' is loaded into the ACC register. The don't cares will assemble as Os. |
| Cycles: | 1 |


| MOVR | Move R |
| :---: | :---: |
| Syntax: | MOVR R, d |
| Operands: |  |
|  | $d \in[0,1]$ |
| Operation: | $\mathrm{R} \rightarrow$ dest |
| Status Affected: | Z |
| Description: | The contents of register ' $R$ ' is moved to destination ' $d$ '. If ' $d$ ' is 0 , destination is the ACC register. If ' $d$ ' is 1 , the destination is file register ' $R$ '. ' $d$ ' is 1 is useful to test a file register since status flag $Z$ is affected. |
| Cycles: | 1 |
| MOV2 | MOV2 R, d |
| Syntax: |  |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $\mathrm{R} \rightarrow$ dest |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' is moved to destination ' $d$ '. If ' $d$ ' is 0 , destination is the ACC register. If ' $d$ ' is 1 , the destination is file register ' $R$ '. The zero status flag $<Z>$ is not affected. |
| Cycles: | 1 |
| NOP | No Operation |
| Syntax: | NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |
| Cycles: | 1 |
| RETF | Return from Interrupt |
| Syntax: | RETF |
| Operands: | None |
| Operation: | Top of Stack $\rightarrow$ PC |
| Status Affected: | None |
| Description: | The program counter is loaded from the top of the stack (the return address). The 'GIE' bit would NOT be set to 1 . This is a two-cycle instruction. |
| Cycles: | 2 |
| RETFIE | Return from Interrupt, Set 'GIE' Bit |
| Syntax: | RETFIE |
| Operands: | None |
| Operation: | $\begin{aligned} & \text { Top of Stack } \rightarrow \text { PC } \\ & 1 \rightarrow \text { GIE } \end{aligned}$ |
| Status Affected: | None |
| Description: | The program counter is loaded from the top of the stack (the return address). The 'GIE' bit is set to 1 . This is a two-cycle instruction. <br> 2 |
| Cycles: |  |


| RETIA | Return with Immediate in ACC |
| :---: | :---: |
| Syntax: | $\begin{aligned} & \text { RETIA I } \\ & 0 \leq I \leq 0 x F F \end{aligned}$ |
| Operands: |  |
| Operation: | $1 \rightarrow$ ACC; |
|  | Top of Stack $\rightarrow$ PC |
| Status Affected: | None |
| Description: | The ACC register is loaded with the 8 -bit immediate ' $I$ '. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. |
| Cycles: | 2 |
| RETURN | Return from Subroutine |
| Syntax: | RETURN |
| Operands: | None |
| Operation: | Top of Stack $\rightarrow$ PC |
| Status Affected: |  |
| Description: | The program counter is loaded from the top of the stack (the return address). This is a twocycle instruction. |
| Cycles: | 2 |
| RL | Rotate Left R |
| Syntax: | RL R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $R<6: 0>\rightarrow \text { dest }<7: 1>$ |
|  | $\mathrm{R}<7>\rightarrow \text { dest<0> }$ |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated left one bit. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| RLO | Rotate Left R with 0 |
| Syntax: | RLO R, d |
| Operands: | $0 \leq R \leq 0 \times B F$$d \in[0,1]$ |
|  |  |
| Operation: | $\mathrm{R}<6: 0>\rightarrow \text { dest }<7: 1>$ |
|  |  |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated left one bit to the left and bit0 fills with " 0 ". If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| RL1 | Rotate Left R with 1 |
| Syntax: | $\begin{aligned} & R L 1 \quad R, d \\ & 0 \leq R \leq 0 \times B F \\ & d \in[0,1] \end{aligned}$ |
| Operands: |  |
| Operation: | $\begin{aligned} & \mathrm{R}<6: 0>\rightarrow \text { dest }<7: 1>, \\ & 1 \rightarrow \text { dest }<0> \end{aligned}$ |
|  |  |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated left one bit to the left and bit0 fills with " 1 ". If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |


| RLR | Rotate Left R through Carry |
| :---: | :---: |
| Syntax: | RLR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $d \in[0,1]$ |
| Operation: | $\mathrm{R}<7>\rightarrow \mathrm{C}$; |
|  | R<6:0> $\rightarrow$ dest<7:1>; |
|  | $C \rightarrow$ dest<0> |
| Status Affected: | C |
| Description: | The contents of register ' $R$ ' are rotated left one bit to the left through the Carry Flag. If ' $d$ ' is |
|  | 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| RR | Rotate Right R |
| Syntax: | RR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $R<7: 1>\rightarrow$ dest<6:0>, |
|  | $\mathrm{R}<0>\rightarrow$ dest<7> |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated right one bit. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is placed back in register ' $R$ '. |
|  |  |
| Cycles: | 1 |
| RRO | Rotate Right $\mathbf{R}$ with $\mathbf{0}$ |
| Syntax: | RR0 R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $\begin{aligned} & 0 \rightarrow \text { dest }<7> \\ & \mathrm{R}<7: 1>\rightarrow \text { dest }<6: 0> \end{aligned}$ |
|  |  |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated right one bit and bit7 fills with " 0 ". If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is placed back in register ' $R$ '. |
| Cycles: | $1 \longrightarrow$ 退 |
| RR1 | Rotate Right R with 1 |
| Syntax: | RR1 R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $d \in[0,1]$ |
| Operation: | $\begin{aligned} & 1 \rightarrow \text { dest }<7> \\ & \mathrm{R}<7: 1>\rightarrow \text { dest }<6: 0> \end{aligned}$ |
|  |  |
| Status Affected: | None |
| Description: | The contents of register ' $R$ ' are rotated right one bit and bit7 fills with " 1 ". If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is placed back in register ' $R$ '. |
| Cycles: | 1 ( |


| RRR | Rotate Right R through Carry |
| :---: | :---: |
| Syntax: | RRR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $\begin{aligned} & C \rightarrow \text { dest<7>; } \\ & R<7: 1>\rightarrow \text { dest<6:0>; } \end{aligned}$ |
|  |  |
|  | $\mathrm{R}<0>\rightarrow \mathrm{C}$ |
| Status Affected: | C |
| Description: | The contents of register ' $R$ ' are rotated one bit to the right through the Carry Flag. If ' $d$ ' is 0 the result is placed in the ACC register. If ' $d$ ' is 1 the result is placed back in register ' $R$ '. |
|  |  |
| Cycles: | 1 |
| SLEEP | Enter SLEEP Mode |
| Syntax: | SLEEP |
| Operands: | None |
| Operation: | OOh $\rightarrow$ WDT; |
|  | $1 \rightarrow \overline{\mathrm{TO}}$; |
|  | $0 \rightarrow \overline{\mathrm{PD}}$ |
| Status Affected: | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |
| Description: | Time-out status bit ( $\overline{\mathrm{TO}})$ is set. The power-down status bit $(\overline{\mathrm{PD}})$ is cleared. The WDT is cleared. |
|  | The processor is put into SLEEP mode. |
| Cycles: | 1 |
| SBCAR | Subtract ACC from R with Carry |
| Syntax: | SBCAR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $\mathrm{R}+\overline{\mathrm{ACC}}+\mathrm{C} \rightarrow$ dest |
| Status Affected: | C, DC, Z |
| Description: | Add the 2 's complement data of the ACC register from register ' $R$ ' with Carry. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| SUBAR | Subtract ACC from R |
| Syntax: | SUBAR R, d |
| Operands: | $\begin{aligned} & 0 \leq R \leq 0 \times B F \\ & d \in[0,1] \end{aligned}$ |
|  |  |
| Operation: | R-ACC $\rightarrow$ dest |
| Status Affected: | C, DC, Z |
| Description: | Subtract (2's complement method) the ACC register from register ' $R$ '. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: |  |
| SUBIA | Subtract ACC from Immediate |
| Syntax: | SUBIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | I - ACC $\rightarrow$ ACC |
| Status Affected: | C, DC, Z |
| Description: | Subtract (2's complement method) the ACC register from the 8-bit immediate ' 1 '. The result is placed in the ACC register. |
| Cycles: |  |


| SWAPR | Swap nibbles in $\mathbf{R}$ |
| :---: | :---: |
| Syntax: | SWAPR R, d |
| Operands: | $0 \leq R \leq 0 \times B F$ |
|  | $\mathrm{d} \in[0,1]$ |
| Operation: | $R<3: 0>\rightarrow$ dest<7:4>; |
|  | R<7:4> $\rightarrow$ dest<3:0> |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register ' $R$ ' are exchanged. If ' $d$ ' is 0 the result is placed in ACC register. If ' $d$ ' is 1 the result in placed in register ' $R$ '. |
| Cycles: | 1 ( |
| TABL | Table Look-up Low Byte |
| Syntax: | TABL R |
| Operands: | $0 \leq R \leq 0 \times B F$ |
| Operation: | ACC=ROM\{TB_BNK index : R\}[7:0] |
| Status Affected: | None |
| Description: | Read low byte ROM table to (ACC) |
|  | ROM table address=\{TB_BNK index : R\} |
| Cycles: | 2 |

TABH Table Look-up High Byte

| Syntax: | TABH R |
| :--- | :--- |
| Operands: | $0 \leq R \leq 0 x B F$ |
| Operation: | ACC=ROM\{TB_BNK index : R\}[15:8] |
| Status Affected: | None |
| Description: | Read High byte ROM table to (ACC) |
|  | ROM table address=\{TB_BNK index : R\} |
| Cycles: | 2 |

TMCOMP Test ACC and R, Skip if equal

| Syntax: | TMCOMP R |
| :--- | :--- |
| Operands: | $0 \leq R \leq 0 \times B F$ |

Operation: $\quad$ Skip if $A C C=R$

Status Affected: None
Description: If $A C C$ is equal to $R$ then the next instruction is skipped.
If $A C C$ is equal to $R$ then next instruction fetched during the current instruction execution is discarded, a NOP is executed instead and making this a 2 -cycle instruction.
Cycles: $\quad 1 / 2$
TMCOMPB Test ACC and R, Skip if not equal

| Syntax: | TMCOMPB $R$ |
| :--- | :--- |
| Operands: | $0 \leq R \leq 0 \times B F$ |
| Operation: | Skip if $A C C \neq R$ |
| Status Affected: |  |
| Description: | If $A C C$ is not equal to $R$ then the next instruction is skipped. |
|  | If ACC is not equal to $R$ then next instruction fetched during the current instruction execution <br> is discarded, a NOP is executed instead and making this a 2-cycle instruction. |
| Cycles: | $1 / 2$ |


| TMSZA | Test ACC, Skip if equal to 0 |
| :---: | :---: |
| Syntax: | TMSZA |
| Operands: |  |
| Operation: | Skip if ACC $=0$ |
| Status Affected: | None |
| Descriptio | If $A C C$ is equal to 0 then the next instruction is skipped. |
|  | If $A C C$ is equal to 0 then next instruction fetched during the current instruction execution is discarded, a NOP is executed instead and making this a 2-cycle instruction. |
| Cycles: | 1/2 |
| TMSNZR | Test R, Skip if not equal to 0 |
| Syntax: | TMSNZR R |
| Operands: | $0 \leq R \leq 0 \times B F$ |
| Operation: | Skip if $R \neq 0$ |
| Status Affected: | None |
| Description: | If $R$ is not equal to 0 then the next instruction is skipped. <br> If $R$ is not equal to 0 then next instruction fetched during the current instruction execution is discarded, a NOP is executed instead and making this a 2 -cycle instruction. |
|  |  |
| Cycles: | 1/2 |
| TMSZR | Test R, Skip if equal to 0 |
| Syntax: | TMSZR R |
| Operands: | $0 \leq R \leq 0 \times B F$ |
| Operation: | Skip if $R=0$ |
| Status Affected: | None |
| Description: | If $R$ is equal to 0 then the next instruction is skipped. If $R$ is equal to 0 then next instruction fetched during the current instruction execution is discarded, a NOP is executed instead and making this a 2 -cycle instruction. |
|  |  |
| Cycles: | 1/2 |
| XORAR | Exclusive OR ACC with R |
| Syntax: | XORAR R, d |
| Operands: | $\begin{aligned} & 0 \leq R \leq 0 \times B F \\ & d \in[0,1] \end{aligned}$ |
| Operation: | ACC xor $\mathrm{R} \rightarrow$ dest |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the ACC register with register ' $R$ '. If ' $d$ ' is 0 the result is stored in the ACC register. If ' $d$ ' is 1 the result is stored back in register ' $R$ '. |
| Cycles: | 1 |
| XORIA | Exclusive OR Immediate with ACC |
| Syntax: | XORIA I |
| Operands: | $0 \leq 1 \leq 0 x F F$ |
| Operation: | ACC xor $\rightarrow$ ACC |
| Status Affected: | Z |
| Description: | The contents of the ACC register are XOR'ed with the 8 -bit immediate ' 1 '. The result is placed in the ACC register. |
| Cycles: | 1 |

### 4.0 ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature
Store Temperature
DC Supply Voltage (Vdd)
Input Voltage with respect to Ground (Vss)

### 5.0 OPERATING CONDITIONS

DC Supply Voltage
+2.2 V to +5.5 V
Operating Temperature
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
0 V to +6.0 V
-0.3 V to ( $\mathrm{Vdd}+0.3$ ) V

### 6.0 ELECTRICAL CHARACTERISTICS

### 6.1 ELECTRICAL CHARACTERISTICS of FM8P756A/B/C/D/E/F/G

$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Under Operating Conditions, at four clock instruction cycles and WDT \& LVDT are disabled

| Sym | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | $0 \mathrm{~Hz} \sim 4 \mathrm{MHz}$ |  | 2.2 | 5.5 | V |
|  |  | $4 \mathrm{MHz} \sim 8 \mathrm{MHz}$ |  | 2.4 | 5.5 |  |
|  |  | $8 \mathrm{MHz} \sim 10 \mathrm{MHz}$ |  | 2.6 | 5.5 |  |
|  |  | $10 \mathrm{MHz} \sim 12 \mathrm{MHz}$ |  | 2.8 | 5.5 |  |
|  |  | $12 \mathrm{MHz} \sim 16 \mathrm{MHz}$ |  | 3.4 | 5.5 |  |
|  |  | 16 MHz ~ 20MHz |  | 4.0 | 5.5 |  |
| Tpwr | Power rising time | Vdd=0V to Vdd | 0.8 |  | 2.6 | $\mathrm{ms} / \mathrm{V}$ |
| $\mathrm{Fx}_{\text {¢ }}$ | X'tal oscillation range | XT mode, Vdd=5V, Fcpu=Fosc/2 |  |  | 20 | MHz |
|  |  | XT mode, Vdd=3V, Fcpu=Fosc/2 |  |  | 15 |  |
| FLF | X'tal oscillation range | LF mode, Vdd=5V, Fcpu=Fosc/2 |  |  | 4000 | KHZ |
|  |  | LF mode, Vdd=3V, Fcpu=Fosc/2 |  |  | 1000 |  |
| Ferc | RC oscillation range | ERC mode, Vdd=5V, Fcpu=Fosc/2 |  |  | 15 | MHz |
|  |  | ERC mode, Vdd=3V, Fcpu=Fosc/2 |  |  | 7 |  |
| VIH | Input high voltage | With schmitter |  |  |  | V |
|  |  | I/O ports | 0.7 Vdd |  | Vdd |  |
|  |  | RSTB pin | 0.8 Vdd |  | Vdd |  |
| VIL | Input low voltage | With schmitter |  |  |  | V |
|  |  | I/O ports | Vss |  | 0.2 Vdd |  |
|  |  | RSTB pin | Vss |  | 0.2 Vdd |  |
| 11. | Input Leakage Current | Vin $=5 \mathrm{~V}$, Vdd $=5 \mathrm{~V}$ |  |  | 1 | uA |
|  |  | Vin $=0 \mathrm{~V}$, Vdd $=5 \mathrm{~V}$ |  |  | 1 |  |
| Іон | IO Drive Current | $\mathrm{VOH}=4.5 \mathrm{~V}, \mathrm{Vdd}=5 \mathrm{~V}$ |  | 8 |  | mA |
|  |  | $\mathrm{VOH}=4 \mathrm{~V}, \mathrm{Vdd}=5 \mathrm{~V}$ |  | 15 |  |  |
| lob | IO Sink Current | $\mathrm{VOL}=0.5 \mathrm{~V}, \mathrm{Vdd}=5 \mathrm{~V}$ |  | 14 |  | mA |
|  |  | VOL=0.75V, Vdd $=5 \mathrm{~V}$ |  | 21 |  |  |
| Rph | Pull-high resister | Input pin at Vss, vdd=5V | 65 | 145 | 195 | K $\Omega$ |
|  |  | Input pin at Vss, vdd $=3 \mathrm{~V}$ | 125 | 290 | 375 |  |
| Iwdt | WDT current | Vdd $=5 \mathrm{~V}$ |  | 8 |  | uA |
|  |  | $\mathrm{Vdd}=3 \mathrm{~V}$ |  | 2 |  |  |
| Twdt | WDT period | Vdd $=3 \mathrm{~V}$ |  | 24 |  | mS |
|  |  | Vdd=5V |  | 20 |  |  |
| Ilvdt | LVDT current | LVDT $=3.7 \mathrm{~V}$, vdd=5V |  | 2 |  | uA |
|  |  | LVDT $=2.6 \mathrm{~V}$, vdd= $=5 \mathrm{~V}$ |  | 3 | 1 |  |
|  |  | LVDT $=2.6 \mathrm{~V}$, vdd= 3 V |  | 0.5 |  |  |
|  |  | LVDT $=2.2 \mathrm{~V}$, vdd= 5 V |  | 3 |  |  |
|  |  | LVDT $=2.2 \mathrm{~V}$, vdd=3V |  | 0.5 |  |  |
| V LVDT | LVDT voltage | LVDT $=3.7 \mathrm{~V}$ | 3.5 | 3.7 | 3.9 | V |
|  |  | LVDT $=2.6 \mathrm{~V}$ | 2.4 | 2.6 | 2.8 |  |
|  |  | LVDT=2.2V | 2.0 | 2.2 | 2.4 |  |
| $V_{\text {AD }}$ | A/D input Voltage |  | 0 | - | Vdd | V |
| $\mathrm{R}_{\text {AD }}$ | Resolution |  |  |  | 10 | Bits |


| Sym | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DNL | A/D Differential NonLinear |  |  | 1 |  | LSB |
| INL | A/D Integral NonLinear |  |  | 2 |  | LSB |
| Iadc | A/D Operation Current | Vdd=5V, 4 clock instruction |  | 470 |  | uA |
|  |  | Vdd $=5 \mathrm{~V}$, 2 clock instruction |  | 440 |  |  |
|  |  | Vdd=3V, 4 clock instruction |  | 80 |  |  |
|  |  | Vdd=3V, 2 clock instruction |  | 40 |  |  |
| TAD | A/D clock period |  | 8 |  |  | us |
| $\mathrm{T}_{\text {ADC }}$ | A/D Conversion Time |  |  | 25 |  | $\mathrm{T}_{\text {AD }}$ |
| TADCS | A/D Sampling Time |  |  | 8 |  | $\mathrm{T}_{\mathrm{AD}}$ |
| ISB | Power down current | Sleep mode, Vdd=5V, WDT disable, LVDT off |  |  | 1 | uA |
|  |  | Sleep mode, Vdd=3V, WDT disable, LVDT off |  |  | 1 |  |
| Ісом | COM Operating current | Vdd=5V, COMIS[1:0] = 00 | 17.5 | 25 | 32.5 | uA |
|  |  | Vdd=5V, COMIS[1:0] = 01 | 35 | 50 | 65 |  |
|  |  | Vdd=5V, COMIS[1:0] = 10 | 70 | 100 | 130 |  |
|  |  | Vdd=5V, COMIS[1:0] = 11 | 140 | 200 | 260 |  |
| Vсом | 1/2 bias voltage range | Vdd=5V, No load | 0.475 | 0.5 | 0.525 | VDD |
| IDD | Operating current | IRC mode, vdd=5V, 4 clock instruction |  |  |  | mA |
|  |  | SYS_CK=8 MHz |  | 2.27 |  |  |
|  |  | SYS_CK=4 MHz |  | 1.63 |  |  |
|  |  | IRC mode, vdd=5V, 2 clock instruction |  |  |  |  |
|  |  | SYS_CK=8 MHz |  | 3.64 |  |  |
|  |  | SYS_CK=4 MHz |  | 2.28 |  |  |
|  |  | IRC mode, vdd=3V, 4 clock instruction |  |  |  |  |
|  |  | SYS_CK=8 MHz |  | 1.15 |  |  |
|  |  | SYS_CK=4 MHz |  | 0.80 |  |  |
|  |  | IRC mode, vdd=3V, 2 clock instruction |  |  |  |  |
|  |  | SYS_CK=8 MHz |  | 1.62 |  |  |
|  |  | SYS_CK=4 MHz |  | 1.13 |  |  |
| IDD | Operating current | XT mode, vdd=5V, 4 clock instruction |  |  |  | mA |
|  |  | 20 MHz |  | 4.92 |  |  |
|  |  | 16 MHz |  | 3.99 |  |  |
|  |  | 12 MHz |  | 3.18 |  |  |
|  |  | 4 MHz |  | 1.40 |  |  |
|  |  | XT mode, vdd=5V, 2 clock instruction |  |  |  |  |
|  |  | 20 MHz |  | 6.88 |  |  |
|  |  | 16 MHz |  | 5.95 |  |  |
|  |  | 12 MHz |  | 5.03 |  |  |
|  |  | 4 MHz |  | 2.08 |  |  |


| Sym | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IdD | Operating current | XT mode, vdd=3V, 4 clock |  |  |  | mA |
|  |  | 20 MHZ |  | 1.9 |  |  |
|  |  | 16 MHz | - | 1.64 |  |  |
|  |  | 12 MHz |  | 1.40 |  |  |
|  |  | 4 MHz |  | 0.56 |  |  |
|  |  | XT mode, vdd=3V, 2 clock instruction |  |  |  |  |
|  |  | 20 MHZ |  | - |  |  |
|  |  | 16 MHz |  | - |  |  |
|  |  | 12 MHz |  | 1.96 |  |  |
|  |  | 4 MHz |  | 0.88 |  |  |
| IDD | Operating current | LF mode, Vdd=5V, 4 clock instruction |  |  |  | uA |
|  |  | 32 KHz |  | 35 |  |  |
|  |  | LF mode, Vdd=5V, 2 clock instruction |  |  |  |  |
|  |  | 32 KHz |  | 40.8 |  |  |
| IDD | Operating current | LF mode, Vdd=3V, 4 clock instruction |  |  |  | uA |
|  |  | 32 KHz |  | 8.8 |  |  |
|  |  | LF mode, Vdd=3V, 2 clock instruction |  |  |  |  |
|  |  | 32 KHz |  | 11.4 |  |  |
| IDD | Operating current | LIRC mode, Vdd=5V, 4 clock instruction |  |  |  | uA |
|  |  | Near 12 KHz |  | 13 |  |  |
|  |  | LIRC mode, Vdd=5V, 2 clock instruction |  |  |  |  |
|  |  | Near 12 KHz |  | 15 |  |  |
| IDD | Operating current | LIRC mode, Vdd=3V, 4 clock instruction |  |  |  | uA |
|  |  | Near 12 KHz |  | 3 |  |  |
|  |  | LIRC mode, Vdd=3V, 2 clock instruction |  |  |  |  |
|  |  | Near 12 KHz |  | 4 |  |  |

Note: LIRC 12 KHz is an uncalibrated low-frequency oscillator, current is for reference only.

## FEELING <br> TECHNOLOGY <br> FM8P756

### 6.2 ELECTRICAL CHARACTERISTICS Charts of FM8P756A/B/C/D/E/F/G

6.2.1 Operator Frequency vs. Operator voltage ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$, 2 clock instruction)

6.2.2 Internal 8MHz RC vs. Temperature


Note: Curves are for design reference only.
6.2.3 Internal 8 MHz RC vs. Supply Voltage $\left(\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}\right)$


Note: Curves are for design reference only.

### 6.2.4 Internal 12 KHz RC vs. Temperature



Note: 1. Curves are for design reference only.
2. 12 KHz is an uncalibrated low-frequency oscillator

### 6.2.5 Internal 12 KHz RC vs. Supply Voltage $\left(\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}\right)$



Note: 1. Curves are for design reference only.
2. 12 KHz is an uncalibrated low-frequency oscillator
6.2.6 Low Voltage Detect (LVDT=2.2V) vs. Temperature


Note: Curves are for design reference only.
6.2.7 Low Voltage Detect (LVDT=2.6V) vs. Temperature


Note: Curves are for design reference only.
6.2.8 Low Voltage Detect (LVDT=3.7V) vs. Temperature


Note: Curves are for design reference only.
6.2.9 WDT 20mS Reset time vs. Temperature


Note: Curves are for design reference only.
6.2.10 WDT 20 mS Reset time vs. Supply Voltage $\left(\mathbf{T a}=25^{\circ} \mathrm{C}\right)$


Note: Curves are for design reference only.

FM8P756

### 7.0 PACKAGE DIMENSION

### 7.1 16-PIN PDIP 300mil



| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 0.210 |
| A1 | 0.015 | - | - |
| A2 | 0.125 | 0.130 | 0.135 |
| D | 0.735 | 0.755 | 0.775 |
| E | 0.300 BSC |  |  |
| E1 | 0.245 | 0.250 | 0.255 |
| L | 0.115 | 0.130 | 0.150 |
| eB | 0.335 | 0.355 | 0.375 |
| $\theta^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ | $15^{\circ}$ |

### 7.2 16-PIN SOP 150mil



| Symbols | Dimension In Inches |  |
| :---: | :---: | :---: |
|  | Min | Max |
| A | 0.053 | 0.069 |
| A1 | 0.004 | 0.010 |
| A2 | 0.049 | 0.065 |
| D | 0.386 | 0.394 |
| E | 0.150 | 0.157 |
| H | 0.228 | 0.244 |
| L | 0.016 | 0.050 |
| $\theta^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

7.3 18-PIN PDIP 300 mil


| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 0.180 |
| A1 | 0.05 | - | - |
| A2 | - | 0.130 | 0.140 |
| B | 0.014 | 0.018 | 0.022 |
| B1 | 0.050 | 0.060 | 0.070 |
| C | 0.008 | 0.010 | 0.013 |
| D | 0.894 | 0.904 | 0.910 |
| D1 | 0.017 | 0.022 | 0.027 |
| E | 0.300 | - | 0.325 |
| E1 | 0.252 | 0.256 | 0.262 |
| e | - | 0.100 | - |
| L | 0.125 | - | - |

FEELING
TECHNOLOGY
FM8P756
$7.4 \quad$ 18-PIN SOP 300mil


| S.\||chion In Inches |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Dimensin |  |  |
| Nom | Max |  |  |
| A | 0.093 | 0.098 | 0.104 |
| A1 | 0.04 | - | 0.012 |
| A2 | - | 0.091 | - |
| B | 0.013 | 0.016 | 0.020 |
| C | 0.007 | 0.009 | 0.011 |
| D | 0.447 | - | 0.463 |
| E | 0.291 | 0.295 | 0.299 |
| e | - | 0.050 | - |
| H | 0.394 | 0.406 | 0.419 |
| L | 0.015 | 0.032 | 0.050 |
| $\theta^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |

### 7.5 20-PIN PDIP 300mil



| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 0.210 |
| A1 | 0.015 | - | - |
| A2 | 0.125 | 0.130 | 0.135 |
| D | 0.98 | 1.030 | 1.060 |
| E | 0.300 BSC |  |  |
| E1 | 0.245 | 0.250 | 0.255 |
| L | 0.115 | 0.130 | 0.150 |
| eB | 0.335 | 0.355 | 0.375 |
| $\theta^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ | $15^{\circ}$ |

$7.6 \quad$ 20-PIN SOP 300 mil


| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | 0.093 | - | 0.104 |
| A1 | 0.004 | - | 0.012 |
| D | 0.496 | - | 0.508 |
| E | 0.291 | - | 0.299 |
| H | 0.394 | - | 0.419 |
| L | 0.016 | - | 0.050 |
| $\theta^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |

7.7 20-PIN SSOP 209 mil


| Symbols | Dimension In Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 2.00 |
| A1 | 0.05 | - | - |
| A2 | 1.65 | 1.75 | 1.85 |
| b | 0.22 | - | 0.38 |
| c | 0.09 | - | 0.21 |
| D | 6.90 | 7.20 | 7.50 |
| E | 7.40 | 7.80 | 8.20 |
| E1 | 5.00 | 5.30 | 5.60 |
| e | - | 0.65 | - |
| L | 0.55 | 0.75 | 0.95 |
| L1 | - | 1.25 | - |
| $\theta^{\circ}$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |

$7.8 \quad$ 24-PIN Skinny PDIP 300mil


| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 0.210 |
| A1 | 0.015 | - | - |
| A2 | 0.125 | 0.130 | 0.135 |
| D | 1.230 | 1.250 | 1.280 |
| E | 0.300 BSC. |  |  |
| E1 | 0.253 | 0.258 | 0.263 |
| L | 0.115 | 0.130 | 0.150 |
| eB | 0.335 | 0.355 | 0.375 |
| $\theta^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ | $15^{\circ}$ |

$7.9 \quad$ 24-PIN SOP 300mil


| Symbols |  | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Nom | Max |  |
| A | - | - | 0.104 |  |
| A1 | 0.004 | - | - |  |
| D | 0.599 | 0.600 | 0.624 |  |
| E | 0.291 | 0.295 | 0.299 |  |
| H | 0.394 | 0.406 | 0.419 |  |
| L | 0.016 | 0.035 | 0.050 |  |
| $\theta^{\circ}$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |  |

7.10 28-PIN Skinny PDIP 300mil


| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 0.180 |
| A1 | 0.015 | - | - |
| A2 | - | 0.130 | 0.140 |
| B | 0.0040 | - | 0.065 |
| B1 | 0.016 | - | 0.023 |
| B2 | 0.028 | - | 0.044 |
| C | 0.008 | 0.010 | 0.013 |
| D | 1.383 | 1.385 | 1.395 |
| E | 0.310 | 0.327 | 0.330 |
| E1 | 0.284 | 0.288 | 0.296 |
| e | - | 0.100 | - |
| L | 0.125 | - | - |
| eB | 0.340 | - | 0.380 |

## FEELING

TECHNOLOGY
FM8P756
7.11 28-PIN SOP 300mil


| Symbols | Dimension In Inches |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | 0.098 | 0.108 |
| A1 | 0.006 | - | - |
| A2 | 0.087 | 0.091 | 0.097 |
| B | 0.012 | 0.016 | 0.020 |
| C | 0.008 | 0.010 | 0.012 |
| D | 0.700 | 0.705 | 0.725 |
| E | 0.290 | 0.295 | 0.300 |
| e | 0.048 | 0.050 | 0.052 |
| eB | 0.404 | 0.410 | 0.416 |
| L | 0.025 | - | - |
| $\theta$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |
| D1 | 0.014 | 0.020 | - |

8.0 PACKAGE IR Re-flow Soldering Curve


### 9.0 ORDERING INFORMATION

| OTP Type MCU | Package Type | Pin Count | Package Size | SAMPLE Stock |
| :---: | :---: | :---: | :---: | :---: |
| FM8P756AM | SKINNY-DIP | 24 | 300 mil | No stock |
| FM8P756AD | SOP | 24 | 300 mil | Available |
| FM8P756BP | DIP | 20 | 300 mil | No stock |
| FM8P756BD | SOP | 20 | 300 mil | Available |
| FM8P756BR | SSOP | 20 | 209 mil | Available |
| FM8P756CP | DIP | 16 | 300 mil | No stock |
| FM8P756CD | SOP | 16 | 150 mil | Available |
| FM8P756DM | SKINNY-DIP | 28 | 300 mil | Available |
| FM8P756DD | SOP | 28 | 300 mil | Available |
| FM8P756EM | SKINNY-DIP | 24 | 300 mil | No stock |
| FM8P756ED | SOP | 24 | 300 mil | Available |
| FM8P756FP | DIP | 18 | 300 mil | No stock |
| FM8P756FD | SOP | 18 | 300 mil | Available |
| FM8P756GP | DIP | 20 | 300 mil | No stock |
| FM8P756GD | SOP | 20 | 300 mil | Available |

