


18V Input, Dual 6A and 3A Synchronous Buck with Sync Pin

Features

- Wide Input Voltage from 4.5V to 18V.
- 6A/3A Output Current on Channel1/2.
- Low I_Q=150uA (typ.) per channel supply to improve Light Load Efficiency at Sync off.
- Typical 0.6V ±1%Internal Reference Voltage.
- Sync Pin Allows Synchronization to an External Clock from 500kHz to 2MHz.
- Optimized Upper and Lower MOSFETs R_{DS_on} for max Efficiency:
 - N-CH MOSFET (35 m Ω) for CH1 High Side.
 - N-CH MOSFET (20 $m\Omega$) for CH1 Low Side.
 - N-CH MOSFET (75 mΩ) for CH2 High Side.
 - N-CH MOSFET (30 m Ω) for CH2 Low Side.
- Independent External Soft-Start Control for each channel.
- Separate EN and for Easy Sequencing.
- PG pin indicating both Channels Power Good
- Built in OVP, UVP, Current Limit and OTP.
- Low Cost TQFN4x4-28B package.
- Lead Free and Green Devices Available (RoHS Compliant).

Pin Configuration



General Description

The APW7435 is a two-channel synchronous mode PWM converter with 6A continuous current capability for one channel and 3A continuous current capability for the other one.

Each channel of the APW7435 has independent enable and soft-start control pins, and It also allows the two regulators to start together by using the same enable signal and the same soft-start capacitor. Although the switching frequency of the APW7435 is fixed at 600kHz, it can also change the switching frequency via the SYNC pin.

The APW7435 also provides a 180-degree phase shifting technique to minimize switching noise. The output voltage of each channel can be adjusted using an external resistor divider. Other features include UVP, current limit, and OTP.

The APW7435 is available in a TQFN4x4-28B package with small size and excellent thermal capacity.


Applications

- WIFI access point
- Digital Subscriber Line
- Passive Optical Network
- G.fast
- Set-Top-Box

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V_{IN}	VIN1 to PGND1, VIN2 to PGND2	-0.3 ~ 21	V
V_{BST}	BST1 to PGND1, BST2 to PGND2	-0.3 ~ 26	V
V_{LX}	LX1 to PGND1, LX2 to PGND2	-1 ~ 20	V
$V_{\text{I/O}}$	VCC, PWM, PG, SYNC, FB1/2, EN1/2, SS1/2, Con1, Con2 to GND	-0.3 ~ 6	V
$V_{\sf GND}$	PGND1, PGND2, AGND to GND	-0.3 ~ 0.3	V
P_{D}	Power Dissipation	Internally Limited	W
$T_{\mathtt{J}}$	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temperature(10 Seconds)	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
P _D	Power Dissipation @ TA = 25 °C (Note 2)	2.22	W
θ_{JA}	Junction-to-Ambient Resistance in free air (Note 2)	45	°C/W
θ_{JC}	θ _{JC} Junction-to-Ambient Case in free air (Note 2)		°C/W
θ_{JA}	Junction-to-Ambient Resistance (Note 3)	28.5	°C/W

Note 2: θ_{JA} is measured on 4 layers test board following the EIA/JESD51-7.

Note 3: θ_{JA} is measured on Anpec evaluation board in free air.

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Range	Unit	
V _{IN}	VIN supply voltage		4.5 ~ 18	V
V _{EN}	EN1 and EN2 input voltage		0 ~ 5	V
V _{out}	Converter output voltage	0.68 ~ 5	V	
	Converter output ourrent	CH1	0 ~ 6	۸
I _{OUT}	Converter output current	CH2	0~3	Α
F _{SYNC}	Synchronization Frequency Range		500 ~ 2000	kHz
T _A	Ambient Temperature	-40 ~ 85	°C	
T _J	Junction Temperature	-40 ~ 125	°C	

Note 4: Refer to the typical application circuit.



Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{IN} =12V, V_{EN} =5V. Typical values are at T_J =25°C.

Symbol	Parameter	Test condition	Sp	Unit		
•		Test condition	Min.	Тур.	Max.	Unit
	URRENT (for CH1 and CH2)		<u> </u>	1	1	
I _{VIN}	VIN Input Current	V _{FB} =1V, LX=NC	-	150	-	uA
I _{VIN_SHDN}	VIN Shutdown Current	EN=GND	-	-	5	uA
	N RESET (for CH1 and CH2) VCC POR Threshold Voltage	VCC Rising		4.3	T -	V
V _{POR}	VCC POR Hysteresis Voltage	VCC Falling	-	0.4		V
T _{DB_POR}	VCC POR On Debounce Time	voor anning	_	50	_	us
T _{D_POR}	VCC POR On Delay Time	When VCC POR On to LX Switching	-	600	_	us
	old (for CH1 and CH2)	,		<u> </u>		
V_{EN_H}	EN Input Threshold High Voltage		1.2	-	-	V
V _{EN_L}	EN Input Threshold Low Voltage		-	-	0.5	V
T _{DB_EN}	EN Turn On Debounce Time		-	30	-	us
T _{D_EN}	EN Turn On Delay Time	When EN High to LX Switching	-	700	-	us
I _{EN}	EN Input Current		-	-	0.1	uA
REFEREN	CE VOLTAGE (for CH1 and CH2)					
V_{REF}	Reference Voltage	T _J =25°C	594	600	606	mV
	Load Regulation	VOUT1=1V/0~6A, VOUT2=1V/0~3A	-	0.4	-	%
V_{VCC}	VCC Regulator Output Voltage	I _{VCC} =0A	-	5	-	V
	VCC Load Regulation	I _{VCC} =10mA (Note 5)	-	3	-	%
	VCC Maximum Current	When VCC drop to 4.75V	40	-	-	mA
I _{ss}	Soft Start Current		8	10	12	uA
R_{DIS}	Internal Discharge Resistor		-	100	-	Ω
OSCILLAT	OR AND SYNCHRONIZATION FREQUEN	ICY				
F _{osc}	Oscillator Frequency		_	600	-	kHz
	Frequency Accuracy	T _J =-40~125°C	-20	-	+20	%
	Minimum on Time		-	70	-	ns
	Maximum Duty		-	90	-	%
V _{SYNC_H}	SYNC Input Threshold High Voltage		2.5	-	-	V
V _{SYNC_L}	SYNC Input Threshold Low Voltage		-	-	0.8	V
	Allowable SYNC Duty Cycle		40	-	60	%
POWER M	OSFET (for CH1 and CH2)		•			
	CH1 High Side MOSFET Resistance		-	35	-	mΩ
	CH1 Low Side MOSFET Resistance		-	20	-	mΩ
	CH2 High Side MOSFET Resistance		-	75	-	mΩ
	CH2 Low Side MOSFET Resistance		-	30	-	mΩ
	High Side MOSFET Leakage Current	V _{EN} =0V, V _{LX} =GND	-	1	-	μA
	Low Side MOSFET Leakage Current	V _{EN} =0V, V _{LX} =VIN	-	1	-	μA
	Dead Time		-	10	-	ns



Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{IN} =12V, V_{EN} =5V. Typical values are at T_J =25°C.

Comple al	Downwater.	Test condition	Sp	ecificat	ion	Unit
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
BOOTSTR	AP POWER (for CH1 and CH2)					
$V_{\text{BST-LX_POR}}$	BST to LX Output POR Voltage	V _{BST} - V _{LX}	-	3.3	-	V
R _{BST}	BST Switch On Resistance	V _{EN} =5V, LX=-0.1V, BST Source 10mA	-	10	-	Ω
	BST Leakage Current	V _{BST-LX} =5.5V	-	-	0.1	μΑ
PHASE SH	IIFT and Force PWM		•	•		
	CH1 and CH2 Phase Shift		-	180	-	degree
V _{PWM_H}	PWM Input Threshold High voltage		1.2	-	-	V
V _{PWM_L}	PWM Input Threshold Low Voltage		-	-	0.5	V
I _{PWM}	PWM Leakage Current		-	-	0.1	uA
PROTECT	IONS (for CH1 and CH2)		'	'	,	
		For CH1	-	9	-	
I _{LIM}	High Side MOSFET current-limit	For CH2	-	5	-	Α
	Over-temperature Trip Point		-	150	-	°C
	Over-temperature Hysteresis		-	30	-	°C
	FB Over Voltage Protection		120	125	130	%V _{REF}
	FB Over Voltage Protection Hysteresis		-	5	-	%V _{REF}
	Under Voltage Protection		40	50	60	%V _{REF}
	Hiccup Count Times		-	8	-	t _{ss}
POWER- G	GOOD INDICATOR			ı		
	PG Low Level Threshold	VOUT Rising, PG goes High	-	90	-	%
	PG Low Level Hysteresis	VOUT Falling, PG goes Low	-	5	-	%
	PG High Level Threshold	VOUT Rising, PG goes Low	120	125	130	%
	PG High Level Hysteresis	VOUT Falling, PG goes High	-	5	-	%
	PG Leakage Current	V _{PG} =5V	-	0.1	1	uA
	PG Sink Capability	When PG pin pull low, PG sink 50mA	-	-	0.8	V
	PG goes High Debounce Time		-	20	-	us

Note 5: Internal use only.





Pin Descriptions


NO.		
	NAME	FUNCTION
1, 28	VIN1	CH1 Power Input Pin. VIN1 supplies the power to the CH1 buck converter.
2	BST1	CH1 High-Side Gate Driver Supply Voltage Input Pin. A 0.1uF X5R ceramic capacitor is connected from this pin to the LX1 pin to provide a bootstrap voltage for the gate driver to drive the upper MOSFET.
3	VCC	Internal Regulator Output Pin. The VCC pin is the output of an internal 5V regulator for internal control circuitry. It is recommended to connect a 1uF X5R capacitor from the VCC pin to ground to ensure stability and regulation. Do not apply an external load to VCC.
4	EN1	CH1 Enable Input Pin. Drive EN1 high to turn the CH1 converter on and drive it low to turn it off. The EN1 pin cannot be left floating.
5	EN2	CH2 Enable Input Pin. Drive EN2 high to turn the CH2 converter on and drive it low to turn it off. The EN2 pin cannot be left floating.
6	Con1	The Con1 pin is not for used, please via a 100k ohm resistor to GND.
7	Con2	The Con2 pin is not for used, please via a 100k ohm resistor to GND.
8	SYNC	Synchronous Clock Input Pin. Input an external 500kHz to 2MHz clock signal to this pin for synchronization function. If the SYNC pin is not used, it should be grounded.
9	BST2	CH2 High-Side Gate Driver Supply Voltage Input Pin. A 0.1uF X5R ceramic capacitor is connected from this pin to the LX2 pin to provide a bootstrap voltage for the gate driver to drive the upper MOSFET.
10, 11	VIN2	CH2 Power Input Pin. VIN2 supplies the power to the CH2 buck converter.
12, 13	LX2	CH2 Power Switching Output. These pins are the junction of the high side power MOSFET and the low side power MOSFET. Connect these pins to the output inductor.
14	PGND2	CH2 Power Ground. This pin must be connected directly to the GND plane of the PCB using low inductance vias.
15	PWM	Force PWM Mode Enable Pin. If this pin is pulled low, the IC will operate in automatic PSM / PWM mode. If this pin is pulled high, the IC will operate in forced PWM mode.
16	SS2	CH2 Soft-start Time Setting Pin. Connect a Capacitor to GND to set the soft start interval.
17	FB2	CH2 Output Feedback Pin. FB2 senses the output voltage of channel2 and regulates it. Connect the resistor divider from the output through FB2 to the ground to set the output voltage.
18	FB1	CH1 Output Feedback Pin. FB1 senses the output voltage of channel1 and regulates it. Connect the resistor divider from the output through FB1 to the ground to set the output voltage.
19	SS1	CH1 Soft-start Time Setting Pin. Connect a Capacitor to GND to set the soft-start interval.
20	PG	Output Power Good Indicator Pin. This pin is an open-drain device; connect a pull-up resistor to an external supply voltage for the PG
21, 22, 23	PGND1	These pins must be connected directly to the GND plane of the PCB using low inductance vias.
4, 25, 26, 27	LX1	CH1 Power Switching Output. These pins are the junction of the high side power MOSFET and the low side power MOSFET. Connect these pins to the output inductor.
	GND	The Ground of IC.





Typical Operating Characteristics


















Typical Operating Characteristics (Cont.)








Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A = 25°C unless otherwise specified.

CH1 Power On




CH1: V_{IN1} , 5V/Div CH2: V_{OUT1} , 2V/Div CH3: V_{LX1} , 5V/Div CH4: I_{L1} , 5A/Div Time: 400us/Div

CH1 Enable




CH1: V_{EN1} , 5V/Div CH2: V_{OUT1} , 2V/Div CH3: V_{LX1} , 10V/Div CH4: I_{L1} , 5A/Div Time: 400us/Div

CH1 Power Off



CH1: V_{IN1} , 5V/Div CH2: V_{OUT1} , 2V/Div CH3: V_{LX1} , 5V/Div CH4: I_{L1} , 5A/Div Time: 400us/Div

CH1 Disable




CH1: V_{EN1} , 5V/Div CH2: V_{OUT1} , 2V/Div CH3: V_{LX1} , 10V/Div CH4: I_{L1} , 5A/Div Time: 100us/Div



Operating Waveforms (Cont.)


Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A = 25°C unless otherwise specified.

CH2 Power On




CH1: V_{IN2} , 5V/Div CH2: V_{OUT2} , 2V/Div CH3: V_{LX2} , 5V/Div CH4: I_{L2} , 2A/Div Time: 400us/Div

CH2 Power Off




CH1: V_{IN2} , 5V/Div CH2: V_{OUT2} , 2V/Div CH3: V_{LX2} , 5V/Div CH4: I_{L2} , 2A/Div Time: 400us/Div

CH2 Enable



CH1: V_{EN2} , 5V/Div CH2: V_{OUT2} , 2V/Div CH3: V_{LX2} , 10V/Div CH4: I_{L2} , 2A/Div Time: 400us/Div

CH2 Disable




CH1: V_{EN2} , 5V/Div CH2: V_{OUT2} , 2V/Div CH3: V_{LX2} , 10V/Div CH4: I_{L2} , 2A/Div Time: 100us/Div



Operating Waveforms (Cont.)


Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A = 25°C unless otherwise specified.

CH1 Output Ripple




CH1: V_{OUT1} , 20mV/Div, AC CH2: V_{LX1} , 5V/Div, DC CH3: I_{L1} , 2A/Div Time: 1us/Div

CH2 Output Ripple




CH1: V_{OUT2} , 20mV/Div, AC CH2: V_{LX2} , 5V/Div, DC CH3: I_{L2} , 2A/Div Time: 1us/Div

CH1 Load Transient



CH1: V_{OUT1}, 100mV/Div, AC CH2: I_{OUT1}, 2A/Div Time: 50us/Div

CH2 Load Transient




CH1: V_{OUT1}, 100mV/Div, AC CH2: I_{OUT2}, 2A/Div Time: 50us/Div



Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A = 25°C unless otherwise specified.

External SYNC Clock




 $\begin{array}{l} CH1\!:\!V_{\text{SYNC}},\!5V\!/\text{Div} \\ CH2\!:\!V_{\text{OUTI}},\!100\text{mV/Div},\!AC \\ CH3\!:\!V_{\text{OUT2}},\!100\text{mV/Div},\!AC \\ Time\!:\!20\text{us/Div} \end{array}$

OUT1 5V/2A, OUT2 3.3 V/1 A 800kHz 200kHz Vour V_{OUT2}

 $\begin{array}{l} CH1: V_{SYNC}, 5V/Div \\ CH2: V_{OUT1}, 100mV/Div, AC \\ CH3: V_{OUT2}, 100mV/Div, AC \\ Time: 20us/Div \end{array}$


Force PWM Mode



CH1: V_{PWM}, 5V/Div CH2: V_{LX1}, 5V/Div CH3: V_{LX2}, 5V/Div Time: 200us/Div




Block Diagram





Typical Application Circuit 1: VOUT1/2 power up simultaneously




Note 6: VCC voltage rail must be SYNC with PWM controller VCC voltage level.

Components Selection for Different Output Voltage

Application	Channel	VIN (V)	VOUT (V)	IOUT (A)	C _{IN} (F)	L (H)	С _{оит} (F)	R_{TOP} (Ω)	$R_{\mathtt{BOT}}$ (Ω)	C _{FB} (F)
4	1	12	1	0 ~ 6A	22u × 2	1.5u	47u × 2	10k	15k	option
I	2	12	1	0 ~ 3A	10u × 2	1.5u	22u × 2	10k	15k	option
2	1	12	3.3	0 ~ 6A	22u × 2	3.5u	47u × 2	68k	15k	160p
	2	12	3.3	0 ~ 3A	10u × 2	3.5u	22u × 2	68k	15k	160p
3	1	12	5	0 ~ 6A	22u × 2	4.7u	47u × 2	110k	15k	39p
3	2	12	3.3	0 ~ 3A	10u × 2	3.5u	22u × 2	68k	15k	160p



Typical Application Circuit 2: Independent Channel Operation



Components Selection for Different Output Voltage

Application	Channel	VIN (V)	VOUT (V)	IOUT (A)	C _{IN} (F)	L (H)	С _{оит} (F)	R_{TOP} (Ω)	$R_{\mathtt{BOT}}$ (Ω)	C _{FB} (F)
1	1	12	1	0 ~ 6A	22u × 2	1.5u	47u × 2	10k	15k	option
ļ ļ	2	12	1	0 ~ 3A	10u × 2	1.5u	22u × 2	10k	15k	option
2	1	12	3.3	0 ~ 6A	22u × 2	3.5u	47u × 2	68k	15k	160p
2	2	12	3.3	0 ~ 3A	10u × 2	3.5u	22u × 2	68k	15k	160p
3	1	12	5	0 ~ 6A	22u × 2	4.7u	47u × 2	110k	15k	39p
3	2	12	3.3	0 ~ 3A	10u × 2	3.5u	22u × 2	68k	15k	160p



Function Descriptions

MainControl Loop

The IC uses current mode control to regulate the output voltage.

The output voltage is measured at FB through a resistor divider and amplified by an internal transconductance error amplifier.

The output of the transconductance error amplifier is compared to the switching current to adjust the duty cycle to control the output voltage.

The benefit of current mode control is the ability to quickly adjust the duty cycle as the output current increases rapidly for fast load transient response.

VCC Regulator

The IC provides an internal 5V VCC regulator for the internal control circuitry. The VCC regulator is powered by the VIN1 voltage. It is recommended to connect a 1uF X5R capacitor from the VCC pin to ground to ensure stability and regulation.

VCC Power-On Reset(POR)

VCC is an internal voltage regulator that is activated when the IC is powered by VIN1.

The APW7435 continuously monitors the voltage on the VCC pin. The soft start is activated when the VCC voltage and the EN voltage are above their respective POR thresholds.

VCC POR is used to protect the IC from erroneous operation with insufficient VCC voltage. VCC POR also has hysteresis to resist ripple on the VCC voltage.

Enable/ShutdownControls

The IC provides two independent enable controls(EN1 and EN2) for the two converters(CH1 and CH2).

The on and off of CH1 and CH2 are controlled by EN1 and EN2, respectively. Drive ENx high to turn the respective converter on and drive ENx low to turn the respective converter off.

External frequency synchronization

Although the switching frequency of the IC is fixed at 600kHz, it can also change the switching frequency via the SYNC pin.

When an external clock is input to the SYNCY pin, the IC can synchronize the switching frequency of the converter with the external clock frequency, which can be synchronized from 500 Hz to 2 MHz.

Single Frequency and Phase shift

The IC has two converters that use the same operating frequency to avoid beat frequencies and improve noise immunity.

But it also increases input current and EMI, so more input capacitors and additional EMI components must be used. Therefore, the IC provides a 180-degree phase shifting technique that allows two high-side power MOSFETs to be turned on at different times to eliminate these defects.

It will greatly reduce the RMS input current, resulting in less input capacitance, EMI components and input losses.

External Soft-Start(SS)

The IC has the soft-start function that controls the rise time of the output voltage during start-up to reduce input current surges and prevent output overshoot.

The soft start function will be enabled when any condition that can initiate an output start-up, such as VIN power to the IC or toggle the EN pin, and when the converter is restarted from the OTP and hiccup mode.

The rise time of the output voltage (soft-start time) can be adjusted by a capacitor connected from the SS pin to ground. Each channel of the APW7435 has a separate SS pin and EN pin, when the EN1 and EN2 pins are connected together and the SS1 and SS2 pins are also connected together, it allows the two regulators to start together. The soft start time can be calculated by the fol-lowing formula:


$$T_{SS}(ms) = \frac{V_{REF}(V) \times C_{SS}(nF)}{I_{SS}(uA)}$$

Fast Discharge

When the EN signal goes low or the VCC voltage falls below the UVLO threshold, the IC is turned off and the output fast discharge is triggered.

The discharge MOSFET between the LX of the converter and ground is turned on, allowing the output capacitor to be quickly discharged through this MOSFET.

The following figure shows the Vout1=5V and Vout2 = 3. 3V without load then shut down, we can see the output can be fully discharged within 8ms.



 $\begin{array}{l} CH1: V_{IN}\,,\,2V/Div\\ CH2: V_{OUT1}\,,\,2V/Div\\ CH3: V_{OUT2}\,,\,2V/Div\\ Time:\,5\,ms/Div \end{array}$

Current Limit and Hiccup

The IC monitors the current through the high-side power MOSFET to limits the peak inductor current to prevent IC from being damaged in the event of an overload or short circuit.

When the current limit protection is activated, the output current will be limited and the output voltage will drop. When any output voltage drops below the UVP threshold, UVP is triggered and both converters enter hiccup mode. In hiccup mode, the converters will restart periodically. This protection mode is especially useful when the output is shorted to ground. The average short-circuit current is greatly reduced to alleviate thermal issues and protect the IC. Once the overcurrent condition is removed, the IC will exit the hiccup mode.



Function Descriptions (Cont.)

Over-Temperature Protection (OTP)

The IC features over-temperature protection to monitor junction temperature and prevent damage to the chip when operating at extremely high temperatures.

When the junction temperature exceeds the OTP threshold, the IC will be turned off to lower the junction temperature.

The OTP circuit has hysteresis that allows the IC to restart when the junction temperature is below the OTP low threshold temperature.

Over-Voltage Protection (OVP)

The IC monitors the output voltage through the FB pin to implement the OVP function. When the FB voltage exceeds the OVP high threshold voltage, OVP will be triggered and the IC will be turned off until the FB voltage is lower than the OVP low threshold voltage. At this time, the OVP will be disabled and the IC will resume normal operation

Power Good Indicator(PG)

The IC has an open-drain PG pin that indicates the output regulation state.

During soft start, PG goes high when both outputs reach 90% of their target value.

During normal operation, when either of the two outputs is not within the range of 85% to 125% of the target voltage, the POK signal will be pulled low immediately. When the output returns between 90% and 120% of the target value, the PG will remain high again.

Since PG is an open-drain pull-down device, it usually requires an external pull-up resistor; however, if the pin is not used, no resistor is necessary.



Application Information

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage.

Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended highly because of their low ESR and small temperature coefficients.

Since the input capacitor (CIN) absorbs the input-switching current, it requires an adequate ripple-current rating.

The RMS current in the input capacitor can be estimated by:

$$I_{\text{CIN}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)}$$

The worst-case condition occurs at VIN = 2VOUT, where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$

For simplification, choose an input capacitor with a RMS current rating greater than half of the maximum load current

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge in order to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated by:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}}}{F_{\text{OSC}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Output Capacitor Selection

The output capacitor is required to filter the output and provide load transient current. The higher capacitance value will provide the smaller output ripple and better load transient.

Ceramic electrolytic capacitors with X5R or X7R dielectrics and low ESR are recommended to keep the output voltage ripple low. The output voltage ripple caused by the capacitance can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times F_{\text{OSC}} \times C_{\text{OUT}}}\right)$$

Where L is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

Output Inductor Selection

The inductance value will determine the inductor ripple current and affects the load transient response and output ripple voltage.

The larger inductance value will result in a smaller ripple current, which will result in a lower output ripple voltage but a slower transient response, while a smaller inductance value will have opposite result.

A good rule is to choose the inductor ripple current that is about 30% of the maximum output current. Use the following equation to derive the inductance value for most designs:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times F_{OSC}}$$

Where, ΔI_L is the inductor-ripple current.

To avoid inductor saturation, the inductor current rating should be at least the converter's maximum output current plus the inductor ripple current. The maximum inductor peak current can be estimated by:

$$I_{L\,(MA\,X)} = I_{O\,U\,T} + \frac{\Delta\,I_{L}}{2}$$

In addition, choosing an inductor with a smaller DCR will provide better efficiency, and it is recommended that the inductor's DCR should be less than 15m ohms.

Output Voltage Setting

The output voltage is set by a resistor voltage divider between output terminal and ground. For detailed voltage divider settings, please refer to "Typical Application Circuits". The output voltage can be calculated as follows:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{TOP}}{R_{BOT}}\right)$$



Application Information (Cont.)

Layout Consideration

For all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

- 1. The VIN input capacitor should be placed close to the VIN and PGND pins. Connecting the capacitor and VIN/PGND pins with short and wide trace without any via holes for good input voltage filtering. The distance between VIN/PGND to capacitor less than 2mm respectively is recommended.
- 2. Place the VCC capacitor to VCC pin and GND pin as close as possible.
- 3. Place the inductor as close as possible to the LX pin to minimize noise coupling into other circuits.
- 4. The ground of the output capacitor and input capacitor and the PGND of the IC should be as close as possible.
- 5. Place the feedback resistor divider as close as possible to the FB pin to minimize FB high impedance trace. In addition, the FB pin trace cannot be routed close to the switching signal.
- 6. For better heat dissipation, it is highly recommended to place a large ground plane under the thermal pad of all PCB layers and place as many vias as possible on the thermal pad from the top layer to the bottom layer.
- 7. It is recommended to place the input capacitor, output capacitor and inductor on top layer, and use a large power GND plane to connect the ground of the input capacitor, the ground of the output capacitor, and the PGND of the IC.

Thermal Consideration

It highly recommends all customers to keep the maximum junction temperature under 125°C in continuous operation. The junction temperature can be calculated by following formula:

$$T_J = T_A + P_D \times \theta_{JA}$$

T_J: Junction temperature of APW7435

T_A: Operated ambient temperature

 P_D : APW7435 power dissipation (not include inductors loss)

 $\theta_{\text{JA}}\!\!:$ Junction to ambient thermal resistance

APW7435 is an optimized solution for thermal dissipation. By following the PCB layout recommendation provided in datasheet, customer can reach θ_{JA} to only 28.5°C/W. For a standard TQFN4*4 θ_{JA} is around 45°C/W.

For example:

Case 1:

 θ_{JA} is 28.5°C/W, T_{A} is 50°C and maximum junction temperature <125°C.


The maximum power dissipation of APW7435 will be $P_{D (MAX)}$ = (125°C - 50°C) / (28.5°C/W) = 2.63W

Case 2:

 θ_{JA} is $45^{\circ}\text{C/W},~T_{\text{A}}$ is 50°C and maximum junction temperature <125°C

The maximum power dissipation of APW7435 will be. $P_{D,MAX} = (125^{\circ}C - 50^{\circ}C) / (45^{\circ}C/W) = 1.67W$

Recommended Minimum Footprint (Top View)






Application Information (Cont.)

Thermal Characteristics Measurement

Thermal characteristics table provides the thermal dissipation's ability of the device on the evaluation board following the layout consideration. The θ_{JA} is mainly dependent on the PCB layout design, the value followed the standard of JESD51 is hard to use to estimate the junction temperature in the real application.

Therefore, when testing on the Anpec's evaluation board, a method by measuring forward voltage (V_F) of diode is used to monitor junction temperature (T_J) . As shown in the figure below, the relationship between T_J and V_F is nearly linear.



The relationship between TJ and VF can also be expressed equation as:

 $T_J = m \times V_F + T_O$ Where

T_J = junction temperature in °C

m = slope in °C/Volt

V_F = forward voltage drop

T_J = intercept in °C

Therefore, with this equation, the junction temperature can be acquired by having the corresponding forward voltage drop V_{E} .

The method to know the relationship between T_J vs V_F is introducing below. First of all, puts the EVB in a chamber with still air, and connects the internal diode to the outside multi-meter. Normally, the body diode of Power Good FET can be used. Or if any pin pulls low or fixed a low voltage would not affect the normal application, their ESD diode can be used to measure the die temperature as well. Secondly, heat the ambient temperature to a specific point and record the corresponding V_F . Because thermal equilibrium is important for minimizing the error, make sure T_{case} and $T_{ambient}$ are very close. Forward voltage should be stable at that moment.

The results will be more accurate with more test data because the real curve of temperature sensitive parameter is not perfectly linear.

Once the relationship between T_J and V_F is known, it can be used to measure the actual junction temperature by knowing V_F with various conditions, such as different operating power, environment temperature, or packaging way.

$$\theta_{JA} = (T_J - T_A) / P_D$$

With the actual junction temperature, the thermal resistance θ_{JA} is easy to calculate by equation above. The device power dissipation is given by:


$$P_D = (V_{IN} \times I_{IN}) - (V_{OUT} \times I_{OUT}) - (L_{AC\ LOSS} + L_{DC\ LOSS})$$

 $L_{AC\ LOSS}$ and $L_{DC\ LOSS}$ can be calculated from the inductor vendor's website.



Application Information (Cont.)

Setup for measuring forward voltage




For the APW7435 EVB, the ESD diode of the SYNC pin (from the GND pin to the SYNC) can be used to measure the die temperature. It will not affect normal application when pulling low to SYNC pin. The current provided from multimeter is 1mA, which is exactly the most suitable value that JEDEC suggests in JESD51-1. Test current 1mA is large enough to obtain a reliable forward voltage reading not influenced by surface leakage but small enough not to cause significant self heating.

The detail measurement result can refer "ANPEC Thermal Test Report".



Package Information


TQFN4x4-28B



S		N4*4-28B		
M B	MILLIN	METERS	INC	HES
O L	MIN.	MAX.	MIN.	MAX.
Α	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
А3	0.20) REF	0.00	8 REF
b	0.15	0.25	0.006	0.010
D	3.90	4.10	0.154	0.161
D2	2.50	2.80	0.098	0.110
Е	3.90	4.10	0.154	0.161
E2	2.50	2.80	0.098	0.110
е	0.4 BSC		0.01	6 BSC
L	0.30	0.40	0.012	0.016
K	0.20		0.008	
aaa	0	.08	0.0	003



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TQFN4x4	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.00±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TQFN4x4	Tape & Reel	3000




Taping Direction Information

TQFN4x4-28B



Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (Tp)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (T _p to T _{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	<u>≥</u> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _i =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM ≧ 2KV
MM	JESD-22, A115	$VMM \ge 200V$
Latch-Up	JESD 78	10 ms, 1 _{tr} ≥ 100 mA

^{**} Tolerance for time at peak profile temperature (t_o) is defined as a supplier minimum and a user maximum.

APW7435



Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642000

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838