

### 1.5MHz, 1.2A Synchronous Buck Regulator

#### **Features**

- Up to 1.2A Peak Output Current
- Wide 3V~5.5V Input Voltage
- Fixed 1.5MHz Switching Frequency
- Low Dropout Operating at 100% Duty Cycle
- · Synchronous Rectifier
- 0.2V Reference Voltage
- <0.5mA Input Current During Shutdown</p>
- · Over-Temperature Protection
- Available in TDFN2x2-6 Package
- Lead Free and Green Devices Available (RoHS Compliant)

## **General Description**


APW7504R is a 1.5MHz high efficiency monolithic synchronous buck regulator. Design with current mode scheme, the APW7504R is stable with ceramic output capacitor. Input voltage from 3V to 5.5V makes the APW7504R ideally suited for single Li-Ion battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable electrical devices. The internally fixed 1.5MHz operating frequency allows the using of small surface mount inductors and capacitors. The synchronous switches included inside increase the efficiency and eliminate the need of an external Schottky diode.

The APW7504R is available in TDFN2x2-6 package.

## **Applications**

NB Camera


## **Pin Configuration**




ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



## **Simplified Application Circuit**



## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).



## Absolute Maximum Ratings (Note 1)

Sym bo l	Parameter	Rating	Unit
V <sub>IN</sub>	Input Bias Supply Voltage (VIN to GND)	-0.3 ~ 6	V
	RUN, FB, SW to GND Voltage	-0.3 ~ V <sub>IN</sub> +0.3	V
P <sub>D</sub>	Power Dissipation	Internally Limited	W
	Maximum Junction Temperature	150	℃
T <sub>STG</sub>	Storag e Tempe rature	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
0	Junction-to-Ambient Resistance in Free Air (Note 2)		°CW
θJA	TDFN2x2-6	90	C/VV

Note 2:  $\theta_{1a}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

## **Recommended Operating Conditions** (Note 3)

Symbol	Parameter	Range	Unit
V <sub>IN</sub>	Input Bias Supply Voltage (VIN to GND)	3 ~ 5.5	V
V <sub>OUT</sub>	Converter Output Voltage	0.2 ~ V <sub>IN</sub>	V
I <sub>OUT</sub>	Converter Output Current	0 ~ 1.2	А
L1	Converter Output Inductor	2.2 ~ 4.7	μН
C <sub>IN</sub>	Converter Input Capacitor	4.7 ~100	μF
$C_{OUT}$	Converter Output Capacitor	4.7 ~100	μF
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit



## **Electrical Characteristics**


Unless otherwise specified, these specifications apply over  $\rm V_{IN}{=}3.6V$  and  $\rm T_{A}{=}~25~^{\circ}C.$ 


Sym bol	Dougno to a	Test Conditions APW7504R	R	Unit		
Symbol	Parameter	lest Conditions	Min.	Тур.	Max.	J
SUPPLY	Y VOLTAGE AND CURRENT		•			
V <sub>IN</sub>	Input Voltage Range		3	-	5.5	V
I <sub>SD</sub>	Shutdown Input Current	RUN = GND	-	-	0.5	μА
POWER	P-ON-RESET (POR)		<u> </u>		•	
	Rising POR Threshold		2.45	2.7	2.95	V
	POR Hysteresis		-	0.1	-	V
REFERI	ENCE VOLTAGE	1	•			
$V_{REF}$	Reference Voltage	V <sub>IN</sub> =5V	0.19	0.2	0.21	V
I <sub>FB</sub>	FB Input Current		-50	-	50	nA
INTERN	IAL POWER MOSFETS	1	•		•	
F <sub>SW</sub>	Switching Frequency		1.2	1.5	1.9	MHz
R <sub>P-FET</sub>	High Side P-FET Switch ON Resistance	I <sub>SW</sub> =200mA	-	0.22	-	Ω
R <sub>N-FET</sub>	Low Side N-FET Switch ON Resistance	I <sub>SW</sub> =200mA	-	0.17	-	Ω
	Minimum On-Time	(Note 4)	-	100	-	ns
	Maximum Duty Cycle		-	-	100	%
PROTE	CTION				•	
I <sub>LIM</sub>	Maximum Inductor Current-Limit	I <sub>P-FET</sub> , V <sub>IN</sub> = 3.3V	1.5	2.5	-	А
T <sub>OTP</sub>	Over-Temperature Protection	T <sub>J</sub> Rising <sup>(Note 4)</sup>	-	150	-	°C
	Over-Temperature Protection Hysteresis	(Note 4)	-	30	-	
START-	UP AND SHUTDOWN			•		
tss	Soft-Start Duration	(Note 4)	-	0.7	-	ms
	RUN Input High Threshold	V <sub>IN</sub> = 3V~5.5V	-	-	1	V
	RUN Input Low Threshold	V <sub>IN</sub> = 3V~5.5V	0.4	-	-	V
	RUN Leakage Current	$V_{RUN} = 5V$ , $V_{IN} = 5V$	-1	-	1	μΑ

Note 4: Guarantee by design, not production test.




## **Typical Operating Characteristics**







# Switching Frequency vs. Junction Temperature




# Switching Frequency vs. Supply Voltage




# Reference Voltage vs. Junction Temperature



# Maximum Inductor Current-Limit vs. Junction Temperature




# Maximum Inductor Current-Limit vs. Supply Voltage





# **Operating Waveforms**

### **Load Transient Response**




 $I_{OUT}$ =0.3A to 1.2A to 0.3A (rise / fall time = 0.5 $\mu$ s)

CH1: V<sub>OUT</sub>, 100mV/Div, DC offset 1.2V

CH2:  $I_{OUT}$ , 0.5A/Div, DC TIME:  $20\mu s$ /Div

### **Normal Operation**



I<sub>OUT</sub>=1.2A

CH1: V<sub>OUT</sub>, 20mV/Div, DC offset 1.2V


CH2: I<sub>L</sub>, 0.5A/Div, DC TIME: 500ns/Div



# **Pin Description**

PIN		
NO.	NAME	FUNCTION
TDFN2x2-6	NAME	
1	NC	No Connection.
2	RUN	Enable Control Input. Forcing this pin above 1.0V enables the device. Forcing this pin below 0.4V shuts it down. In shutdown, all functions are disabled to decrease the supply current below 0.5μA. <b>Do not leave RUN pin floating.</b>
3	VIN	Device and Converter Supply Pin. Must be closely decoupled to GND with a 4.7µF or greater ceramic capacitor.
4	SW	Switch Node Connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFETs switches.
5	GND	Power and Signal Ground.
6	FB	Feedback Input Pin. The buck regulator senses feedback voltage via FB and regulates the FB voltage at 0.2V. Connecting FB with a resistor-divider from the output sets the output voltage of the buck converter.
-	Exposed Pad	Connect this pad to system ground plane for good thermal conductivity.


# **Block Diagram**





# **Typical Application Circuit**

### 1. For IR-LED Driver Applications





## **Function Description**

#### **Main Control Loop**

The APW7504R is a constant frequency, synchronous rectifier and current-mode switching regulator. In normal operation, the internal P-channel power MOSFET is turned on each cycle. The peak inductor current at which ICMP turn off the P-FET is controlled by the voltage on the COMP node, which is the output of the error amplifier (EAMP). An external resistive divider connected between  $V_{\text{OUT}}$  and ground allows the EAMP to receive an output feedback voltage  $V_{\text{FB}}$  at FB pin. When the load current increases, it causes a slightly decrease in  $V_{\text{FB}}$  relative to the 0.2V reference, which in turn causes the COMP voltage to increase until the average inductor current matches the new load current.

#### Enable/Shutdown

Driving RUN to the ground places the APW7504R in shutdown mode. When in shutdown, the internal power MOSFETs turn off, all internal circuitry shuts down and the quiescent supply current reduces to 0.5µA maximum.

#### Slope Compensation and Inductor Peak Current

The APW7504R is a peak current mode PWM step down converter. To prevent sub-harmonic oscillations, the APW7504R sense the peak current and add slope compensation to stable the converter. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the APW7504R uses a special scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

#### **Over-Temperature Protection (OTP)**

The over-temperature circuit limits the junction temperature of the APW7504R. When the junction temperature exceeds 150°C, a thermal sensor turns off the both power MOSFETs, allowing the devices to cool. The thermal sensor allows the converters to start a soft-start process and regulate the output voltage again after the junction temperature cools by 30°C. The OTP is designed with a 30°C hysteresis to lower the average Junction Temperature  $(\mathsf{T}_{\mathtt{J}})$  during continuous thermal overload conditions, increasing the lifetime of the device.



## Application Information

#### **Input Capacitor Selection**

Because buck converters have a pulsating input current, a low ESR input capacitor is required. This results in the best input voltage filtering, minimizing the interference with other circuits caused by high input voltage spikes. Also, the input capacitor must be sufficiently large to stabilize the input voltage during heavy load transients. For good input voltage filtering, usually a  $4.7\mu F$  input capacitor is sufficient. It can be increased without any limit for better input-voltage filtering. Ceramic capacitors show better performance because of the low ESR value, and they are less sensitive against voltage transients and spikes compared to tantalum capacitors. Place the input capacitor as close as possible to the input and GND pin of the device for better performance.

#### **Inductor Selection**

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. A reasonable starting point for setting ripple current,  $\Delta I_{L_i}$  is 40% of maximum output current. The recommended inductor value can be calculated as below:

$$L \ge \frac{V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot \Delta I_L}$$


$$I_{L(MAX)} = I_{OUT(MAX)} + 1/2 \times \Delta I_L$$

To avoid the saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current.

#### **Output Current Setting**

The output current is set by the resistor from FB to ground. The FB is regulated at 0.2V typically, so the output current flowing through LED can be calculated as below:

$$I_{LED} = 0.2 V/R1$$




#### **Output Capacitor Selection**

The current-mode control scheme of the APW7504R allows the use of tiny ceramic capacitors. The higher capacitor value provides the good load transients response. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. The output ripple is the sum of the voltages across the ESR and the ideal output capacitor.

$$\Delta V_{OUT} \cong \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot L} \cdot \left(ESR + \frac{1}{8 \cdot F_{SW} \cdot C_{OUT}}\right)$$


When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.





## **Application Information (Cont.)**

### **Output Capacitor Selection (Cont.)**



#### **Thermal Consideration**

In most applications, the APW504R does not dissipate much heat due to its high efficiency. But, in applications where the APW7504R is running at high ambient temperature with low supply voltage and high duty cycles, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the APW7504R from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the recommended junction temperature of the part. The power dissipated by the part is approximated:

$$P_{D} \cong I_{OUT}^{2} \times (R_{P-FET} \times D + R_{N-FET} \times (1-D))$$

The temperature rise is given by:

$$T_R = (P_D)(\theta_{AA})$$

Where  $P_{\scriptscriptstyle D}$  is the power dissipated by the regulator, D is duty cycle of main switch


$$D = V_{OUT}/V_{IN}$$

The  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature,  $T_{J}$ , is given by:

$$T_{I} = T_{A} + T_{R}$$

Where  $T_{\scriptscriptstyle A}$  is the ambient temperature.

The maximum power dissipation on the device can be shown as the following figure:



#### **Layout Consideration**


For all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

- The input capacitor should be placed close to the VIN and GND. Connecting the capacitor and VIN/GND with short and wide trace without any via holes for good input voltage filtering. The distance between VIN/GND to capacitor less than 2mm respectively is recommended.
- To minimize copper trace connections that can inject noise into the system, the inductor should be placed as close as possible to the SW pin to minimize the noise coupling into other circuits.
- The output capacitor should be place closed to VOUT and GND.
- 4. Since the feedback pin and network is a high impedance circuit the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or trace to minimize noise coupling into this circuit.
- 5. A star ground connection or ground plane minimizes ground shifts and noise is recommended.



# Package Information

### TDFN2x2-6




Ş		TDFN	l2x2-6	
SYMBOL	MILLIM	ETERS	INC	HES
2	MIN.	MAX.	MIN.	MAX.
Α	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
А3	0.20	0.20 REF		3 REF
b	0.18	0.30	0.007	0.012
D	1.90	2.10	0.075	0.083
D2	1.00	1.60	0.039	0.063
Е	1.90	2.10	0.075	0.083
E2	0.60	1.00	0.024	0.039
е	0.65	0.65 BSC		BSC
L	0.30	0.45	0.012	0.018
K	0.20		0.008	

Note: 1. Followed from JEDEC MO-229 WCCC.



# **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.20	1.75±0.10	3.5±0.05
TDFN2x2-6	P0	P1	P2	D0	D1	T	A0	В0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	2.35 MIN	2.35 MIN	1.00±0.20

(mm)


## **Devices Per Unit**

Package Type	Unit	Quantity
TDFN2x2-6	Tape & Reel	3000




# **Taping Direction Information**

TDFN2x2-6



## **Classification Profile**





## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds		
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3 °C/second max.		
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2		
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds		
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature 6 minutes max. 8 minutes max.				
* Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.				

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	<sup>3</sup> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

	· · · · · · · · · · · · · · · · · · ·		
Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, $1_{tr} \ge 100 \text{mA}$

<sup>\*\*</sup> Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



### **Customer Service**

### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838