

Dual-Phase COT Buck PWM Controller

Features

- Support Wide Input Voltage Range from 5.4V to 24V
- VCC Support Range from 4.5V to 5.5V
- Integrated High-side MOSFET Driver with Integrated Bootstrap P-CHMOSFET
- Drive N-CH MOSFET with built in Adaptive Dead Time Control Scheme
- Support Single-PFM, Two Phase PWM, and Ultra -sonic PFM mode
- PWM Switching Frequency 500KHz ~700KHz by FSpin
- Built in Constant On Time PWM Control with Current Balance Operation
- Support Single and Two Phase PWM Control by LGATE2 & PSI Voltage Setting
- Built in Adjustable Over Current Protection by LGATE1 Setting.
- Built in Under Voltage Protection with Latch off Mode
- Built in Over Voltage Protection with Latch off Mode
- Built in Over Temperature Protection
- Individual EN & POK indicator
- Built in VID for VOUT adjustment
- Built in decay down mode.
- TQFN 4x4-24 Package

Applications

- Notebook
- Graphic card
- Motherboard

General Description

The APW8731C is a dual-phase PWM control IC which provides a precision voltage regulation system and supports wide input range from 5.4V to 24V. By integrating dual-phase power MOSFET drivers and controller into the one IC, APW8731C can reduce the number of external components for a cost and space saving power management solution.

The APW8731C's PWM controller adopts constant on time architecture which has the trait of excellent transient response. The PWM controller features automatic phase reduction that can either operates in dual-phase mode or single-phase mode, depending on resistor settings on PSI and LGATE2 pin. The resistor on LGATE2 pin can also set PWM/PFM/USM operations. The device integrates adjustable load line voltage positioning (droop) and detect voltage on low side $R_{DS(ON)}$ for channel-current balance.

The protection functions include over current protection (OCP), under voltage protection (UVP), over voltage protection (OVP) and over temperature protection (OTP). OCP, UVP or OVP occurrence will lead to latch-off. A thermal shutdown function is implemented to prevent damages due to heat by excessive power dissipation. Typically the thermal shutdown threshold temperature is 150°C. When the thermal shutdown is triggered the device stops switching and output voltage re-start after the junction temperature cools by 30°C. APW8731C is packaged in TQFN 4x4-24.

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Simplified Application Circuit



Pin Configuration





Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Symbol	Paramete	Rating	Unit	
V	BOOT1/ BOOT2 to GND Voltage		-0.3 ~ 35	V
V BOOT1/2	BOOT1/ BOOT2 to PHASE1/PHASE2 V	oltage	-0.3 ~ 7	V
V	LIGATE1/LIGATE2 to PHASE1/PHASE2	<20ns pulse width	-5 ~ V _{BOOT1/2} +0.3	V
V UGATE1/2		>20ns pulse width	$-0.3 \sim V_{\text{BOOT1/2}} + 0.3$	v
V	LGATE1/LGATE2 to PGND Voltage	<20ns pulse width	$-5 \sim V_{VCC} + 0.3$	V
V LAGTE1/2	EGATE //EGATE2 IOT GIVE Voltage	>20ns pulse width	$-0.3 \sim V_{VCC} + 0.3$	v
V	PHASE1/PHASE2 to PGND Voltage	<20ns pulse width	-5 ~ 35	V
V PHASE1/2		>20ns pulse width	-1 ~ 28	v
V _{FS}	FS to GND Voltage(V _{EN} =0V)		-0.3 ~ 28	V
V _{cc}	VCC Supply Voltage (VCC pin to GND)		-0.3 ~ 7	V
	EN,PSI,VID0,VID1,POK,FS,COMP,VDR SNS	$-0.3 \sim V_{VCC} + 0.3$	V	
TJ	Maximum Junction Temperature	150	°C	
T _{STG}	Storage Temperature Range	-65 ~ 150	°C	
T _{SDR}	Maximum Lead Soldering Temperature,	10 Seconds.	260	°C

Absolute Maximum Ratings (Note 1)

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability



Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ _{JA}	Junction-to-Ambient Resistance in free air	40	°C/W
θ _{JC}	Junction-to-Case Resistance in Free Air	7	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit		
V _{IN}	Input Voltage		5.4 ~ 24	V	
V _{vcc}	VCC Supply Voltage		4.5 ~ 5.5	V	
I _{OUT}	Converter Output Current	Converter Output Current			
L _{OUT}	Converter Output Inductor	0.15 ~ 0.68	μH		
	Minimum Direct Current Decistence of the Industor	Two-phase	3		
		Single-phase	2] 102	
C ₁	VCC Input Capacitor		6.8 ~ 10	μF	
R _{FS}	Operation Frequency Setting	470 ~ 620	kΩ		
TJ	Junction Temperature	-40 ~ 125	°C		
T _A	Ambient Temperature	-40 ~ 85	°C		

Note 3: Refer to the typical application circuit.



Electrical Characteristics

Refer to Figure 1 in the "Typical Application Circuits". These specifications apply over $V_{IN} = 7.4V$, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, unless otherwise. Typical values are at $T_A = 25^{\circ}C$

Quanta a l	Deveryotan	Test condition		APW8731C		l lmit
Symbol	Parameter	lest condition	Min.	Тур.	Max.	Unit
SUPPLY CU	RRENT	1				1
	VCC Supply Current	V_{EN} = H, V_{PSI} = 0V, R_{LG2} = 1.8 k Ω	-	180	-	μA
I _{vcc}	(Single-Phase)	V _{EN} = H, V _{PSI} = 0V, R _{LG2} = NC	-	245	-	μA
	VCC Shutdown Current	$V_{EN} = L, V_{VCC} = 5V$	-	-	10	μA
POWER ON	RESET					
	VCC POR Threshold Voltage	V _{vcc} Rising	4.1	4.3	4.45	V
V _{POR}	POR Hysteresis Voltage	V _{vcc} Falling	-	0.2	-	v
SOFT-STAR	Т					
t _{ss}	Soft-Start Time	The time interval is the VOUT voltage from 0% to 100%.	350	500	650	μS
PWM FREQ	JENCY SETTING	1				
t _{on}	On Time	$V_{\text{IN}}\text{=}19\text{V},V_{\text{OUT}}\text{=}1.8\text{V},\text{By FS resistor =}500\text{k}\Omega$	168	187	206	ns
t _{on(MIN)}	Minimum On Time	Over all temperature	-	70	-	ns
t _{OFF(MIN)}	Minimum Off Time		-	225	-	ns
I _{FS}	Leakage Current	V_{FS} =24V, V_{EN} =0V	-	0.1	1	μA
BOOTSTRA	P SWITCH	1				
R _{P_RNO}	Bootstrap P-CH MOSFET R _{on}	I _F =10mA	-	10	20	Ω
I _R	Bootstrap Reverse Leakage Current	V _{BOOT1/2} = 29V, V _{PHASE1/2} = 24V, V _{VCC} =5V	-	0.1	0.5	μA
EN, VID0, VI	D1					
	Input Logic High Voltage	Input voltage is at rising	1.2	-	-	V
	Input Logic Low Voltage	Input voltage is at falling	-	-	0.6	V
	Input Leakage Current	V_{VCC} =5V, V_{EN} / $V_{VID0/1}$ =5V	-	0.1	1	μA
	EN Turn on Delay Time		-	280	-	μS
	Output Enable Time	Timing info here is for initial ramp up for first EN. Not for VID changes.	-	-	2	ms
SR	VID Transition Slew Rate		13	-	60	mV/ μS
t _{RAMP_UP}	Ramping Up Time	Time from VID signal to $V_{\mbox{\tiny OUT}}$ voltage change complete	-	-	150	μS
t _{RAMP_DOWN}	Ramping Down Time	Time from VID signal to V_{OUT} voltage change complete. (does not apply for decay down mode) (Note 4)	-	-	150	μS
POWER GO	OD INDICATOR					
	POK Leakage Current	V _{POK} = 5V	-	0.1	1	μA
		When V_{VSNS} from lower value to target value, POK goes high.	85	90	95	%
	POK Voltage Threshold	When V_{VSNS} from target value to upper value, POK goes low.	2.28	2.4	2.52	V
		When $V_{\mbox{\tiny VSNS}}$ from target value to lower value, POK goes low.	80	85	90	%
	POK Output Low Voltage	I _{POK_SINK} = 4mA	-	-	0.4	V



Electrical Characteristics (Cont.) Refer to Figure 1 in the "Typical Application Circuits". These specifications apply over $V_{IN} = 7.4V$, $V_{CC} = 5V$, $T_A = 25^{\circ}$ C, unless otherwise. Typical values are at $T_A = 25^{\circ}$ C

Querrahad	Davaarataa	Toot condition	APW8731C			l lmit
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
POWER G	OOD INDICATOR (Cont.)					
	POK Enable Delay Time	The time between 0% of the target value and the rising edge of the POK.	450	650	850	μS
OUTPUT	/OLTAGE					
		$V_{VID0}=H;V_{VID1}=H,$	-	1.8	-	V
	Reference Voltage	V _{VID0} =L;V _{VID1} =H	-	1.65	-	V
		V _{VID0} =H;V _{VID1} =L	-	1.1	-	V
VREE		V _{VID0} =L;V _{VID1} =L	-	0	-	V
INE!		V_{OUT} =1.8V, V_{IN} =5.4V ~ 24V	-18	-	18	mV
	Output Voltage Accuracy	V_{OUT} =1.65V, V_{IN} =5.4V ~ 24V	-16.5	-	16.5	mV
		V _{out} =1.1V, V _{IN} =5.4V ~ 24V	-11	-	11	mV
POWER S	AVING MODE					
I _{PSI}	Leakage Current	V _{PSI} =5V, V _{EN} =0V	-	0.1	1	μA
V _{PSI_H}	PSI High Threshold Voltage	V _{PSI} Rising	1.4	1.5	1.6	V
V _{PSI_L}	PSI Low Threshold Voltage	V _{PSI} Falling	0.5	0.6	0.7	V
	Two Phase with PWM to Single Phase with PFM Delay Time	(Note 4)	-	300	-	μS
	Two Phase with PWM to Single Phase with PWM Delay Time	(Note 4)	-	300	-	μS
	Two Phase with PWM to Single Phase with Ultra -sonic PFM Delay Time	(Note 4)	-	300	-	μS
F _{USM}	Switching Frequency of Ultra-sonic PFM	R _{LG2} =3.3kΩ	25	35	45	kHz
I _{LGATE2}	Mode Setting Current	Source from LGATE2 pin	216	240	264	μA
V _{LGATE2_1}		Case1: R _{LG2} =N.C	2	-	-	V
V _{LGATE2_2}	Operation Mode Legis	Case2: R _{LG2} =6.2kΩ ±1%	1.2	-	1.7	V
V _{LGATE2_3}		Case3: R_{LG2} =3.3k Ω ±1%	0.68	-	0.95	V
V _{LGATE2_4}		Case4: R_{LG2} =1.8k Ω ±1%	-	-	0.5	V
	CSN1/2 Leakage Current	V _{EN} =0V, V _{CSN1/2} =5V	-	0.1	1	μA
	CSP1/2 Leakage Current	V _{EN} =0V, V _{CSP1/2} =5V	-	0.1	1	μA
	RDROOP Leakage Current	V _{DROOP} =5V	-	0.1	1	μA



Electrical Characteristics (Cont.)

Refer to Figure 1 in the "Typical Application Circuits". These specifications apply over $V_{IN} = 7.4V$, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, unless otherwise. Typical values are at $T_A = 25^{\circ}C$

Cumhal	Davaaraa	Test condition	APW8731C			linit			
Symbol			Min.	Тур.	Max.	Unit			
ZERO CROSS DETECTION									
V _{zc}	Zero Cross Detection Voltage	V _{PHASE1/2} -V _{PGND}	-5	-	5	mV			
GATE DRI	VERS								
I _{UGATE1/2}	UGATE1/2 Leakage Current	UGATE1/2 no switching	-	0.1	1	μA			
ILGATE1/2	LGATE1/2 Leakage Current	LGATE1/2 no switching	-	0.1	1	μA			
I _{PHASE1/2}	PHASE1/2 Leakage Current	$V_{PHASE1/2}$ =24V, V_{CC} =5.5V	-	0.1	1	μA			
I _{CSN1/2}	CSN1/2 Leakage Current	V _{CSN1/2} =5V	-	0.1	1	μA			
R _{UG-SRC}	Upper Side Gate Source	I _{UGATE} =100mA Sourcing (Note 4)	-	2	4	Ω			
R _{UG-SNK}	Upper Side Gate Sink	I _{UGATE} =100mA Sinking	-	1	2	Ω			
R _{LG-SRC}	Low Side Gate Source	I _{LGATE} =100mA Sourcing	-	1.5	3	Ω			
R _{LG-SNK}	Low Side Gate Sink	I _{LGATE} =100mA Sinking	-	1	2	Ω			
t _{DT}	Dead Time	(Note 4)	-	20	-	ns			
Ivsns		V _{VSNS} = 2V	-	20	30	μA			
R _{VSNS_DIS}	Soft-Stop Discharge Resistance	When the protection circuit is triggered or the EN logic level is low.	-	6	10	Ω			
I _{GNDSNS}	GNDSNS Input Current	VEN=0V, V _{GNDSNS} =5V	-	0.1	1	μA			
PROTECT	IONS								
	Over Voltage Protection (OVP)	Sensed at V _{VSNS}	2.28	2.4	2.52	V			
	OVP De-bounce Time	(Note 4)	-	10	-	μS			
	Under Voltage Protection (UVP)	(V _{VSNS} -V _{GNDSNS})/V _{REF}	45	50	55	%			
	UVP De-bounce Time	(Note 4)	-	10	-	μS			
I _{OCSET}	OCP Setting Current	Over all temperature condition	110	120	130	μA			
	Maximum OCP Setting Voltage	When R _{ocset} =open	0.9	1	-	V			
	Thermal Shutdown Threshold	(Note 4)	-	150	-	°C			
	Thermal Shutdown Hysteresis (Note 4)		-	30	-	°C			

Note 4: Guarantee by design, not production test.





Typical Operating Characteristics







VCC POR Threshold Voltage vs. Junction Temperature





OCP Setting Current vs. Junction Temperature







Typical Operating Characteristics





Switching Frequency vs. **Output Current** 650 VIN=7.4V, V_{PSI}=5V, R_{FS}=560kΩ 640 $R_{LG2}=10k\Omega$, $T_A=25^{\circ}C$ Switching Frequency, Fsw (kHz) 630 620 1.8V Vou 610 V_{OUT}=1 .65V 600 590 580 1.1V Vou 570 560 550 0 5 10 15 20 25 30 Output Current, IOUT (A)

Switching Frequency vs. Input Voltage



Efficiency vs. Load Current



Efficiency vs. Load Current





Typical Operating Characteristics





Refer to the typical application circuit. The test condition is V_{IN} =7.4V, V_{OUT} =1.8V, T_A = 25°C unless otherwise specified.



$$\begin{split} &\mathsf{R}_{\mathsf{PSI}}\text{=}240 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LG2}}\text{=}10 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LOAD}}\text{=}1\Omega \\ &\mathsf{CH1:} \, \mathsf{V}_{\mathsf{VCC}}, \, \mathsf{2V/Div}, \, \mathsf{DC} \\ &\mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, \mathsf{500mV/Div}, \, \mathsf{DC} \\ &\mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V/Div}, \, \mathsf{DC} \\ &\mathsf{TIME:} \, \mathsf{5ms/Div} \end{split}$$



$$\label{eq:R_PSI} \begin{split} & \mathsf{R}_{\mathsf{PSI}} = 240 \mathsf{k}\Omega, \ \mathsf{R}_{\mathsf{LG2}} = 10 \mathsf{k}\Omega, \ \mathsf{R}_{\mathsf{LOAD}} = 1\Omega \\ & \mathsf{CH1:} \ \mathsf{V}_{\mathsf{VCC}}, \ \mathsf{2V/Div}, \ \mathsf{DC} \\ & \mathsf{CH2:} \ \mathsf{V}_{\mathsf{OUT}}, \ \mathsf{500mV/Div}, \ \mathsf{DC} \\ & \mathsf{CH3:} \ \mathsf{V}_{\mathsf{POK}}, \ \mathsf{5V/Div}, \ \mathsf{DC} \\ & \mathsf{TIME:} \ \mathsf{10ms/Div} \end{split}$$



$$\begin{split} &\mathsf{R}_{\mathsf{PSI}}\text{=}240 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LG2}}\text{=}10 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LOAD}}\text{=}1\Omega \\ &\mathsf{CH1:} \, \mathsf{V}_{\mathsf{EN}}, \, \mathsf{2V/Div}, \, \mathsf{DC} \\ &\mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, \mathsf{500mV/Div}, \, \mathsf{DC} \\ &\mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V/Div}, \, \mathsf{DC} \\ &\mathsf{TIME:} \, \mathsf{500\mu s/Div} \end{split}$$

Enable



 $\begin{array}{l} \text{CH1: } V_{\text{EN}}, 2V/\text{Div}, \text{DC} \\ \text{CH2: } V_{\text{OUT}}, 500\text{mV/Div}, \text{DC} \\ \text{CH3: } V_{\text{POK}}, 5V/\text{Div}, \text{DC} \\ \text{TIME: } 200 \mu\text{s/Div} \end{array}$



Refer to the typical application circuit. The test condition is V_{IN}=7.4V, V_{OUT}=1.8V, T_A= 25°C unless otherwise specified.



$$\begin{split} &\mathsf{R}_{\mathsf{PSI}}\text{=}240 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LG2}}\text{=}10 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LOAD}}\text{=}1\Omega \\ &\mathsf{CH1:} \, \mathsf{V}_{\mathsf{VID}}, \, \mathsf{2V/Div}, \, \mathsf{DC} \\ &\mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, \mathsf{500mV/Div}, \, \mathsf{DC} \\ &\mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V/Div}, \, \mathsf{DC} \\ &\mathsf{TIME:} \, \mathsf{500\mus/Div} \end{split}$$

Dynamic Output Voltage Control



$$\begin{split} &\mathsf{R}_{\mathsf{PSI}}{=}240 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LG2}}{=}10 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LOAD}}{=}1\Omega \\ &\mathsf{CH1:} \, \mathsf{V}_{\mathsf{VID}}, \, \mathsf{2V/Div}, \, \mathsf{DC} \\ &\mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, \mathsf{0.5V/Div}, \, \mathsf{DC} \\ &\mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V/Div}, \, \mathsf{DC} \\ &\mathsf{TIME:} \, 100 \mu \mathsf{s/Div} \end{split}$$



Dynamic Output Voltage Control

$$\begin{split} & \mathsf{R}_{\mathsf{PSI}}\text{=}240 k\Omega, \, \mathsf{R}_{\mathsf{LG2}}\text{=}10 k\Omega, \, \mathsf{R}_{\mathsf{LOAD}}\text{=}1\Omega \\ & \mathsf{CH1:} \, \mathsf{V}_{\mathsf{VID1}}, \, 2\mathsf{V}/\mathsf{Div}, \, \mathsf{DC} \\ & \mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, 500 \mathsf{mV}/\mathsf{Div}, \, \mathsf{DC} \\ & \mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V}/\mathsf{Div}, \, \mathsf{DC} \\ & \mathsf{TIME:} \, 500 \mu s/\mathsf{Div} \end{split}$$

Dynamic Output Voltage Control





Refer to the typical application circuit. The test condition is V_{IN} =7.4V, V_{OUT} =1.8V, T_A = 25°C unless otherwise specified.





Dynamic Output Voltage Control



$$\begin{split} & \mathsf{R}_{\mathsf{PSI}}\text{=}240 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LG2}}\text{=}10 \mathsf{k}\Omega, \, \mathsf{R}_{\mathsf{LOAD}}\text{=}1\Omega \\ & \mathsf{CH1:} \, \mathsf{V}_{\mathsf{VID1}}, \, \mathsf{2V/Div}, \, \mathsf{DC} \\ & \mathsf{CH2:} \, \mathsf{V}_{\mathsf{OUT}}, \, \mathsf{500mV/Div}, \, \mathsf{DC} \\ & \mathsf{CH3:} \, \mathsf{V}_{\mathsf{POK}}, \, \mathsf{5V/Div}, \, \mathsf{DC} \\ & \mathsf{TIME:} \, 100 \mu \text{s/Div} \end{split}$$

Dynamic Output Voltage Control





Refer to the typical application circuit. The test condition is V_{IN} =7.4V, V_{OUT} =1.8V, T_A = 25°C unless otherwise specified.

Dynamic Output Voltage Control V_{VID1} 1▶ V_{VID0} 2► V_{OUT} 3▶ VPOK VID [1:0] Changes from 10 to 01 4▶ $R_{PSI}=240k\Omega$, $R_{LG2}=10k\Omega$, $R_{LOAD}=1\Omega$

CH1: V_{VID1}, 5V/Div, DC CH2: V_{VID0}, 5V/Div, DC CH3: V_{OUT}, 500mV/Div, DC CH4: V_{POK}, 5V/Div, DC TIME: 100µs/Div



Dynamic Output Voltage Control



CH4: V_{POK}, 5V/Div, DC TIME: 100µs/Div





 R_{PSI} =240k Ω , R_{LG2} =10k Ω , I_{OUT} =14A CH1: V_{VCC}, 50mV/Div, DC offset 1.8V CH2: V_{PHASE1}, 5V/Div, DC CH3: V_{PHASE2}, 5V/Div, DC TIME: 1µs/Div

OCP



 $R_{\text{PSI}}\text{=}240\text{k}\Omega,\,R_{\text{LG2}}\text{=}10\text{k}\Omega,\,R_{\text{OCSET}}\text{=}4.7\text{k}\Omega,\,I_{\text{LOAD}}\text{=}5\text{A to OCP}$ CH1: V_{OUT}, 500mV/Div, DC CH2: I_{L1}, 10A/Div, DC CH3: IL2, 10A/Div, DC CH4: V_{POK}, 5V/Div, DC TIME: 20µs/Div



Refer to the typical application circuit. The test condition is V_{IN} =7.4V, V_{OUT} =1.8V, T_A = 25°C unless otherwise specified.



R_{PSI}=240K2, R_{LG2}=10K2, R_{OCSET}=4.74 CH1: V_{OUT}, 1V/Div, DC CH2: V_{PHASE1}, 5V/Div, DC CH3: V_{PHASE2}, 5V/Div, DC CH4: V_{POK}, 5V/Div, DC TIME: 10μs/Div



Load Transient Response

$$\begin{split} &I_{OUT} = &6.6A \text{ to } 22A \text{ to } 6.6A \text{ (slew rate=} 15.4A/\mu \text{s}) \\ &CH1: I_{OUT}, 500mV/Div, DC \text{ offset } 336mV \\ &CH2: V_{OUT}, 50mV/Div, DC \text{ offset } 1.65V \\ &CH3: V_{PHASE1}, 5V/Div, DC \\ &CH4: V_{PHASE2}, 5V/Div, DC \\ &TIME: 10\mu \text{s}/Div \end{split}$$

Load Transient Response





Pin Descriptions

PIN	NAME	FUNCTION
1	BOOT1	External Power N-CH MOSFET Gate Drive Boost Input for channel 1. A 0.1 μ F to 1 μ F capacitor should be connected from PHASE1 to BOOT1 for power N-CH MOSFET gate driving purposes. Ensure that C _{BOOT1} is placed near the IC.
2	UGATE1	Upper Gate Driver Output for channel 1. Connect this pin to the gate of high-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
3	EN	Enable Input pin. This pin is set high to turn on the regulator and low to turn it off.
4	PSI	Power Saving Mode. Connect a resistor from PSI to GND and detect voltage on R_{LG2} to select two phases or single-phase operating. Short this pin to ground for single-phase operation.
5	VID1	VID1 Input. This pin is used to adjust reference voltage.
6	VID0	VID0 Input. This pin is used to adjust reference voltage.
7	FS	Frequency selection Input. This pin is used to adjust switching frequency level.
8	CSP1	Positive Input of current sensing Amplifier for channel 1. This pin combined with CSN1 senses the inductor current of channel 1 through an RC network.
9	CSN1	Negative Input of current sensing Amplifier for channel 1. This pin combined with CSP1 senses the inductor current of channel 1 through an RC network.
10	CSP2	Positive Input of current sensing Amplifier for channel 2. This pin combined with CSN2 senses the inductor current of channel 2 through an RC network.
11	CSN2	Negative Input of current sensing Amplifier for channel 2. This pin combined with CSP2 senses the inductor current of channel 2 through an RC network.
12	GNDSNS	GND Sense. Negative node of the remote voltage sense.
13	VSNS	Output Voltage Sense for COT Regulator. The POK, UVP, and OVP circuits detect this signal on VSNS to report output voltage status.
14	VDROOP	Output Voltage Feedback Pin and Load Line Voltage Droop Setting Pin.
15	COMP	Compensation Pin for Stability.
16	POK	Power good indicator. Connect a resistor from POK to a pull-high voltage.
17	UGATE2	Upper Gate Driver Output for channel 2. Connect this pin to the gate of high-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
18	BOOT2	External Power N-CH MOSFET Gate Drive Boost Input for channel 2. A 0.1 μ F to 1 μ F capacitor should be connected from PHASE2 to BOOT2 for power NMOSFET gate driving purposes. Ensure that C _{BOOT2} is placed near the IC.
19	PHASE2	Switch Node for Channel 2. Connect this pin to the source of high-side MOSFET and the drain of the low-side MOSFET. This pin is used as sink for UGATE2 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
20	LGATE2	Low-side Gate Driver Output for Channel 2. Connect this pin to the gate of low-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the low-side MOSFET has turned off.
21	VCC	Power supply input. VCC needs to be connected to an external supply voltage between 4.5V to 5.5V.
22	GND	Ground. Device ground voltage reference.
23	LGATE1	Low-side Gate Driver Output for Channel 1. Connect this pin to the gate of low-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the low-side MOSFET has turned off.
24	PHASE1	Switch Node for Channel 1. Connect this pin to the source of high-side MOSFET and the drain of the low-side MOSFET. This pin is used as sink for UGATE1 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
Exposed Pad	PGND	Ground. Tie this pin to the ground island/plane through the lowest impedance connection available.



Block Diagram





Typical Application Circuit



Note 5: The C_{FB} capacitor should be placed close to the VDROOP and GND. Note 6: The C_S capacitor should be placed close to the VSNS and GND. Note 7: R_{DROOP}=0 Ω means disable Load Line (LL) function

Figure.1 Dual Phase Configuration

Table 1.

V _{out}	LL function	CDROOP	R _{FS}	Rcomp	Ccomp	C _{out} (MLCC)	С _{оит} (SP-Cap)
1.8V	enable	330pF	560KΩ	39KΩ	470pF	2x22μF	2x330μF
1.65V	disable	N.C	560KΩ	62ΚΩ	470pF	2x22μF	2x330μF
1.8V	enable	330pF	560KΩ	82KΩ	470pF	16x22μF	N.C
1.65V	disable	N.C	560KΩ	150KΩ	470pF	16x22μF	N.C

Table 2.

Designation	Description
С _{оит} (SP-Cap)	330μ F, 2.5V, ESR 4.5m Ω , Panasonic EEFSX0E331E4
L ₁	0.22μH, DCR 7.2mΩ, Cyntec CMME041B-R22MS
L ₂	$0.22\mu H$, DCR $7.2m\Omega$, Cyntec CMME041B-R22MS



Typical Application Circuit



Note 5: The C_{FB} capacitor should be placed close to the VDROOP and GND. Note 6: The C_S capacitor should be placed close to the VSNS and GND. Note 7: R_{DROOP} =0 Ω means disable Load Line (LL) function

Figure.2 Single Phase Configuration



Function Description

Constant-On-Time PWM Controller with Input Feed-Forward

The constant-on-time control architecture is a pseudo fixed frequency with input voltage feed-forward. The device will turn on the high-side MOSFET for a fixed time. When the feedback voltage is lower than the reference voltage, controller will adjust the off time to stabilize output voltage ripple. COT regulators are widely used in the industry due to their ability to provide fast transient response without complex loop compensation. A major limitation of COT regulators is that the required output capacitance ESR. This architecture relies on the output filter capacitors effective series resistance (ESR) to act as a current sense resistor so the output ripple voltage provides the PWM ramp signal. In PFM operation, the on time generator controls high-side switches on-time. On time pulse width is inversely proportional to the input voltage and directly proportional to the output voltage. In PWM operation, the high-side switch on-time is determined by a switching frequency control circuit in the on-time generator block. The APW8731C does not use PWM controller to produce clock signal. The device uses the constant on-time control architecture to produce pseudo-fixed frequency with input voltage feed-forward. The on-time pulse width is proportional to output voltage and inversely proportional to input voltage. In PWM, the on-time calculation is written as below:

$$t_{ON} = 3 \times 10^{-12} \times R_{FS} \times \frac{V_{OUT}}{V_{IN} - 0.5V}$$

Where:

 R_{FS} is the resistor connected from FS pin to VIN. Therefore, the PWM switching frequency is written as:

$$t_{_{ON}} = \frac{D}{F_{_{SW}}} \rightarrow F_{_{SW}} = \frac{V_{_{OUT}} / V_{_{IN}}}{t_{_{ON}}}$$

Where:

 F_{sw} is the PWM switching frequency. APW8731C monitors FS voltage as input voltage to calculate on-time.

Setting the Output Voltage

The APW8731C is a dual-phase COT buck PWM controller. The phase1/2 pin of device is connected to a standard converter LC filter circuit for buck conversion. By comparing this sense voltage with an internally generated voltage reference, suitable regulation can be implemented to achieve the required output voltage. By selecting VID1/VID0, the desired output voltage can be adjusted to the required level. The output voltage selection can refer to the below table:

EN	VID1	VID0	V _{OUT} (V)	POK
L	Х	Х	Discharge	L
Н	L	L	0V (decay down mode)	Н
Н	L	Н	1.1V	Н
Н	Н	L	1.65V	Н
Н	Н	Н	1.8V	Н

When the VID1 and VID0 simultaneously change to a lower set value (VID[1:0] is 00), the regulator output stops switching and becomes high impedance. The output naturally decays into the load; the regulator does not discharge the residual charge on the output capacitors. When the VID changes to a higher value (VID[1:0] is 01 or 10 or 11), the output voltage rises with a rampup slope of $20mV/\mu s$ (typical) depending on the ramp up time requirement and must ramp without discharging any residual charge on the output capacitors. The implementation of decay down is shown in timing chart. The decay down function helps to save power when

there are frequent transitions from high to low voltage. It prevents power loss due to the frequent charge and discharge cycles of large output capacitors.

VCC POWER ON RESET (POR)

The Power-On-Reset (POR) circuit compares the input voltage at VCC with the POR rising threshold (4.3V, typical) to ensure the input voltage is high enough for reliable operation. The 0.2V (typ.) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the POR rising threshold, startup begins. When the input voltage falls below the POR falling threshold, the controller turns off the converter.

Pulse-Frequency Modulation (PFM)

In PFM mode, an automatic switchover to pulse frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current zero crossing. This mechanism causes the threshold between PFM and PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The on-time of PFM is given by:

$$t_{\rm ON-PFM} = \frac{1}{F_{\rm SW}} \times \frac{V_{\rm OUT}}{V_{\rm IN}}$$

Where ${\sf F}_{\sf sw}$ is PWM mode's the nominal switching frequency.



Function Description (Cont.)

Pulse-Frequency Modulation (PWM)

In Forced-PWM mode, the zero-crossing comparator, which truncates the low-side switch on-time at the inductor current zero crossing, is disabled. This causes the low-side gate-drive waveform to become the complement of the high-side gate-drive waveform. This in turn causes the inductor current to reverse at light loads while UGATE maintains a duty factor of V_{OUT}/V_{IN} . The benefit of Forced-PWM mode is to keep the switching frequency fairly constant. The Forced PWM mode is MOSFET useful for reducing audio frequency noise, improving load-transient response, and providing sink-current capability for dynamic output voltage adjustment.

Ultra-sonic Modulation (USM)

At light load condition and set up R_{LG2}=3.3k Ω (V_{PSI}<0.6V), the controller will enter the USM mode. Audible noise and EMI can be reduced in USM mode. The switching frequency in USM mode is lower than the one in PFM/ PWM mode. In USM mode, the output current capacity can't support heavy load, so controller acquires output current information to judge when to enter the PFM mode to stabilize the output voltage.

Soft-start and Soft-stop

The soft-start sequence is when the VCC voltage exceeds the POR voltage threshold and the EN threshold exceeds 1.2V (delay 280 μ s), after delay, the device initials a startup process and then ramps up the output voltage to the setting of output voltage. In the events of undervoltage, over-voltage, over-current, or shutdown, the chip will enable soft-stop function. The soft-stop function discharges the output voltages to the GND through an internal 6 Ω switch.

Over Current Protection (OCP)

A resistor (R_{OCSET}) connected from the LG1 to GND programs the over-current trip level. The OCP threshold is determined when the voltage V_{OCP} on R_{OCSET} is developed by I_{OCSET} (120µA typical) during power on process. If the $R_{\text{OCSET}} \times I_{\text{OCSET}}$ exceeds 1V or the R_{OCSET} is floating, than the V_{OCP} will be the internal default value 1V.

The threshold of the OCP is therefore given by:

$$I_{\text{OCPSET}} \times R_{\text{OCSET}} = I_{\text{L1}} \times 8.7 \times 10^3 \times \frac{R_{\text{DCR1}}}{R_{\text{CSN1}}} + I_{\text{L2}} \times 8.7 \times 10^3 \times \frac{R_{\text{DCR2}}}{R_{\text{CSN2}}}$$

Assume, $R_{DCR1} = R_{DCR2}$, $R_{CSN1} = R_{CSN2}$

$$I_{OCP} = \frac{120 \times 10^{-6} \times R_{OCSET}}{8.7 \times 10^{3}} \times \frac{R_{CSN}}{R_{DCR}}$$

When the inductor current exceeds the OCP threshold, the device turns off both high-side and low-side MOSFET.

Over Voltage Protection (OVP)

The device provides an over-voltage protection function. When the VSNS pin exceeds 2.4V(typical), the overvoltage protection circuit turns off high-side and lowside MOSEFET and shuts down the device. The device remains in shutdown mode until the power is re-cycled or restart EN signal.

Over Temperature Protection (OTP)

A thermal shutdown function is implemented to prevent damages due to excessive heat. Typically the thermal shutdown threshold temperature is 150°C.When the thermal shutdown is triggered the device stops switching and output voltage re-start after the junction temperature cools by 30°C.

Under Voltage Protection (UVP)

This device provides under-voltage protection function. When V_{VSNS} is below the UVP threshold (50% of the reference voltage), the under-voltage protection circuit turns off high-side and low-side MOSEFET and shuts down the device. The device remains in shutdown mode until the power is re-cycled or restart EN signal. In addition, the UVP function does not work during soft start.

Automatic Phase Reduction (PSI)

The APW8731C features automatic phase reduction that turns off phase2 driver signal at light load condition and reduces both switching and conduction losses. The automatic phase reduction maintains high power conversion efficiency over the output current range. The output current is sensed and mirrored to PSI pin as:

$$V_{\text{PSI}} = \frac{I_{\text{OUT}} \times R_{\text{DCR}}}{R_{\text{CSN}}} \times R_{\text{PSI}}$$

The APW8731C runs the LGATE2 sample-and-hold process during a 120 μ s time frame before initialing startup. The device will setup the V_{LG2SET} voltage on the resistor connected from the LGATE2 to GND by internal current source I_{LG2SET} (240 μ A typical). When the sample and hold process on LGATE2 pin is end, the device memorizes V_{LG2SET} level and shuts down the current source, I_{LG2SET}, during normal operation. The V_{LG2SET} is therefore given by:

$$I_{LG2SET} = I_{LG2SET} \times R_{LG2}$$



Function Description (Cont.)

When the R_{LG2} is not connected, meaning that the R_{LG2} is virtually near an infinite value, the sampling V_{LS2SET} voltage will outrun a preset upper threshold, the IC then determines this case as case 1. In case 1, the IC will either operates in single-phase mode with PFM at light load condition (eq. V_{PSI}<0.6V) or in dual-phase mode with PWM at heavy load condition (eq. V_{PSI}>1V). Several cases can be selected by a proper resistor on LGATE2 pin. The rest cases referred to case 2, 3, 4 are listed in below table, for your reference.

Table3. Operation mode selection

Case	R_{LG2}	V _{PSI} >1V	V _{PSI} <0.6V	De-bounce Time (μs)		
1	NC		D	A→B	В→А	
	NC		В	300	0	
2	6.21/0	6.2KΩ A C 3.3KΩ D	<u> </u>	A→C	C→A	
2	0.2K02		C	300	0	
2	2.2%0			A→D	D→A	
3	3.3112		D	300	0	
4	1.9/(0)	_	F	E→F	F→E	
4	1.8ΚΩ	1.842		F	0	0

A: Two Phases with PWM

- B: Single Phase with PFM
- C: Single Phase with PWM
- D: Single Phase with Ultra-sonic PFM
- E: Single Phase with PWM
- F: Single Phase with PFM

Load Line Function

APW8731C features a load line function to virtually mimic a load line. The load line function decreases V_{OUT} voltage accordingly when load current increases. In order to control load line function, the APW8731C uses an RC network to sense inductor's current. The RC value should meet the following equation.

 $L_x/R_{DCRx}=R_{CSX}*C_{CSX}$

The virtual load line resistance, $R_{\text{\tiny LL}},$ can be calculated by below equation:

 $R_{LL} = \Delta V_{OUT} / \Delta I_{OUT} = K^* (R_{DCR1}^* R_{DROOP} / R_{CSN1})$

Where, K is an internal gain which is 1.

With the implementation of load line function, the V_{OUT} voltage drops according to load current , as shown as figure 3. The V_{OUT} voltage with load line activation can be calculated by below equation:

 $V_{\text{OUT}} = V_{\text{OUT}_n \text{ominal}} - I_{\text{OUT}} * R_{\text{LL}}$

Load Line Function (Cont.)



Figure 2. Load Line RC network.



Figure 3. V_{OUT} Curve with Load Line Function

Power-OK Output

POK is an open-drain output, needing an external pullhigh resistor to VCC to provide the POK signal for system. The POK function is continuously monitoring the output voltage.When output voltage is greater than 85% of reference voltage and VCC voltage exceeds the POR voltage threshold and the EN threshold exceeds 1.2V, POK will get high.When the output voltage VOUT exceeds 2.4V or falls below 85% (typ.) of the target output voltage, POK signal will be pulled low and latched immediately.

Enable/Disable

An Enable POR function is designed to prevent wrong logic controls when the V_{EN} voltage is low. Pulling the V_{EN} above 1.2V will enable the driver output, and pulling V_{EN} below 0.6V will disable the driver output. If enable function is not used, connect EN to VCC for normal operation. When the IC is disabled, the supply current is reduced to less than 10 μ A.The EN pin cannot be left floating.



Application Information

Layout Consideration

For all switching power supplies, the layout is an important step in the design; especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

1. The input capacitor should be placed close to the VIN/ VCC and GND. Connecting the capacitor and VIN/VCC/ GND with short and wide trace without any via holes for good input voltage filtering. The distance between VIN/ VCC and GND to capacitor less than 2mm respectively is recommended.

2. Connections from the drivers to the respective gate of the high side or the low side MOSFET should be as short as possible to reduce stray inductance. The highside power MOSFET and low-side power MOSFET and inductor should be placed as close as possible to minimize the noise coupling into other circuits and minimize losses.

3. All sensitive analog PCB traces and components (as PSI, VID0/1, FS, CSP1/2, CSN1/2, GNDSNS, VSNS, VDROOP, COMP) should be placed away from high voltage switching nodes (as PHASE1/2, LGATE1/2, UGATE1/2, or BOOT1/2 nodes) to avoid coupling. All sensitive PCB traces and components should be shielded with a ground planes. For other component limitations, refer to the notes in the Typical Application Circuit section.

4. The output capacitor should be placed close to circuit layout board load side.

5. PCB traces should be as wide as possible. (Not include signal line)

6. The PCB trace distance and width between PHASE1 and the positive pin of the output capacitor must be the same as the PCB trace between PHASE2 and the positive pin of the output capacitor.

7. Connect the negative pin of the output capacitor to the GNDSNS pin by using a dedicated PCB trace.

8. Connect the positive pin of the output capacitor to the VDROOP and VSNS pins individually by using a dedicated PCB trace.

Recommended Minimum Footprint





Timing Chart





Package Information

TQFN4x4-24



< 0	TQFN4*4-24						
M B	Ν	MILLIMETE	RS		INCHES	,	
O L	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
А	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	0.035	0.05	0.000	0.001	0.002	
A3		0.20 REF	:	0.008 REF			
b	0.18	0.25	0.30	0.008	0.010	0.012	
D	3.90	4.00	4.10	0.154	0.157	0.161	
D2	2.50	2.65	2.80	0.098	0.104	0.110	
Е	3.90	4.00	4.10	0.154	0.157	0.161	
E2	2.50	2.65	2.80	0.098	0.104	0.110	
e		0.50 BSC	;		0.020BS	C	
L	0.35	0.40	0.45	0.014	0.016	0.018	
к	0.20			0.008			
aaa	0.08			0.003			



Carrier Tape & Reel Dimensions



Application	A	Н	T1	С	d	D	W	E1	F
TQFN4x4-24	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.00±0.20

(mm)

Devices Per Unit

Package Type	Unit	Quantity	
TQFN4x4-24	Tape & Reel	3000	



Taping Direction Information

TQFN4x4-24



Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds		
Average ramp-up rate $(T_{smax} \text{ to } T_P)$	3 °C/second max.	3°C/second max.		
Liquidous temperature (T _L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature $(T_p)^*$	See Classification Temp in table 1	See Classification Temp in table 2		
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds		
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature	6 minutes max. 8 minutes max.			
* Tolerance for peak profile Temperatu	re (T_p) is defined as a supplier minimum	n and a user maximum.		
** Tolerance for time at peak profile terr	pperature (t _a) is defined as a supplier mi	nimum and a user maximum.		

** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	
Thickness	<350	≥350	
<2.5 mm	235 °C	220 °C	
≥2.5 mm	220 °C	220 °C	

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _i =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
ТСТ	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	$VHBM \ge 2KV$
MM	JESD-22, A115	$VMM \ge 200V$
Latch-Up	JESD 78	10ms, $1_{tr} \ge 100 \text{mA}$



Customer Service

Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838