



# Multi-Mode Quasi Resonant PSR CV/CC Controller

## **FEATURES**

- Multi Mode PSR Control
- Quasi Resonant Operation for High Efficiency
- Audio Noise Free Operation
- Fast Dynamic Response
- Low Standby Power <70mW
- ±5% CC and CV Regulation
- Programmable Cable Drop Compensation (CDC) in PSR CV Mode
- Built-in AC Line & Load CC Compensation
- Build in Protections:
  - Short Load Protection (SLP)
  - FB Short Protection
  - On-Chip Thermal Shutdown (OTP)
  - Cycle-by-Cycle Current Limiting
  - Leading Edge Blanking (LEB)
  - Pin Floating Protection
  - VDD OVP & UVLO & Clamp
- Available with SOT23-6L Package

## **APPLICATIONS**

- Battery Chargers for Cellular Phones
- AC/DC Power Adapter

# TYPICAL APPLICATION CIRCUIT

## **GENERAL DESCRIPTION**

KP214LG is a high performance Quasi Resonant Primary Side Regulation (PSR) controller with high precision CV/CC control ideal for charger applications.

In CV mode, KP214LG adopts Multi Mode Control which uses the hybrid of AM (Amplitude Modulation) mode and FM (Frequency Modulation) mode to improve system efficiency and reliability. In CC mode, the IC uses QR control with CC loop regulation. The IC can achieve audio noise free operation and optimized dynamic response. The built-in Cable Drop Compensation (CDC) function can provide excellent CV performance.

KP214LG integrates functions and protections of Under Voltage Lockout (UVLO), VDD over Voltage Protection (VDD OVP), Cycle-by-cycle Current Limiting (OCP), Short Load Protection (SLP), FB Short Protection, Gate Clamping, and VDD Clamping.





# **Pin Configuration**



## **Pin Description**

|  | Pin Number Pin Name I/ |      | I/O | Description  |
|--|------------------------|------|-----|--|
|  | 1                      | GND  | Р   | The Ground of the IC   |
|  | 2                      | GATE | 0   | Gate Driver for External MOSFET Switch   |
|  | 3                      | cs   | Ι   | Current Sense Input Pin  |
|  | 4                      | СС   | I   | Connect a capacitor between this pin and GND for CC regulation.  |
|  | 5                      | FB   | I   | System feedback pin which regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the auxiliary winding |
|  | 6                      | VDD  | Р   | Power Supply Pin of the Chip   |

# **Ordering Information**

| Part Number | Description                                  |  |  |
|-------------|--|--|--|
| KP214LGA    | SOT23-6L, Halogen free, in T&R, 3000Pcs/Reel |  |  |



# Absolute Maximum Ratings (Note 1)

| Parameter  | Value      | Unit |
|--|------------|------|
| VDD DC Supply Voltage                                    | 34.5       | V    |
| VDD DC Clamp Current                                     | 10         | mA   |
| GATE pin   | 20         | V    |
| CS, CC voltage range                                     | -0.3 to 7  | V    |
| FB voltage range   | -0.7 to 7  | V    |
| Package Thermal ResistanceJunction to Ambient (SOT23-6L) | 250        | °C/W |
| Maximum Junction Temperature                             | 175        | °C   |
| Storage Temperature Range                                | -65 to 150 | °C   |
| Lead Temperature (Soldering, 10sec.)                     | 260        | ٥C   |
| ESD Capability, HBM (Human Body Model)                   | 3          | kV   |

# **Recommended Operation Conditions**

| Parameter                     | Value     | Unit |
|-------------------------------|-----------|------|
| Supply Voltage, VDD           | 11 to 27  | V    |
| Operating Ambient Temperature | -40 to 85 | ٥C   |
| Maximum Switching Frequency   | 120       | kHz  |

# Electrical Characteristics (T 25°C, VDD=18V, if not otherwise noted)

| Symbol                            | Parameter  | Test Conditions                            | Min  | Тур. | Max  | Unit |  |  |
|-----------------------------------|--|--|------|------|------|------|--|--|
| Supply Volta                      | Supply Voltage Section (VDD Pin)                 |  |      |      |      |      |  |  |
| I <sub>VDD_st</sub>               | Start-up current into VDD pin                    |  |      | 2    | 20   | uA   |  |  |
| Ivdd_op                           | Operation Current                                | V <sub>FB</sub> =3V,GATE=0.5nF,<br>VDD=20V |      | 1    | 1.5  | mA   |  |  |
| VDD_standby                       | Standby Current                                  |  |      | 0.5  | 1    | mA   |  |  |
| Vdd_on                            | VDD Under Voltage Lockout<br>Exit                |  | 15   | 16.3 | 17.5 | V    |  |  |
|                                   | VDD Under Voltage Lockout<br>Enter               |  | 8    | 9    | 10   | V    |  |  |
| VDD_OVP                           | VDD OVP Threshold                                |  | 28   | 30   | 32   | V    |  |  |
| VDD_Clamp                         | VDD Zener Clamp Voltage                          | I(V <sub>DD</sub> ) = 7mA                  | 32.5 | 34.5 | 36.5 | V    |  |  |
| Control Function Section (FB Pin) |  |  |      |      |      |      |  |  |
| V <sub>FB_REF</sub>               | Internal Error Amplifier (EA)<br>Reference Input |  | 1.98 | 2.0  | 2.02 | V    |  |  |
| V <sub>FB_SLP</sub>               | Short Load Protection (SLP)<br>Threshold         |  |      | 1.15 |      | V    |  |  |



# KP214LG Multi-Mode Quasi-Resonant PSR CV/CC Controller

| T <sub>FB_Short</sub>  | Short Load Protection (SLP)<br>Debounce Time |                  |      | 35   |      | ms |
|------------------------|--|------------------|------|------|------|----|
| Vfb_dem_h              | Demagnetization Comparator<br>High Threshold |                  |      | 60   |      | mV |
| Vfb_dem_l              | Demagnetization Comparator<br>Low Threshold  |                  |      | -100 |      | mV |
| T <sub>off_max</sub>   | Maximum OFF time                             |                  |      | 4    |      | ms |
| T <sub>on_max</sub>    | Maximum ON time                              |                  |      | 36   |      | US |
| <b>T</b>               | Leading Edge Blanking Time                   | CC Mode (Note 2) | 3.6  | 4    | 4.4  | us |
| I blank                |  | CV Mode (Note 2) | 1.8  | 2    | 2.2  | us |
| I <sub>Cable_max</sub> | Maximum Cable Drop<br>compensation current   |                  | 44   | 54   | 62   | uA |
| Current Sen            | se Input Section (CS Pin)                    |                  |      | 0    |      |    |
| T <sub>LEB</sub>       | CS Input Leading Edge<br>Blanking Time       |                  | X    | 500  |      | ns |
| Vcs(max)               | Current limiting threshold                   |                  | 0.98 | 1    | 1.02 | V  |
| Td_ocp                 | Over Current Detection and Control Delay     | GATE=0.5nF       |      | 100  |      | ns |
| GATE Drive             | r Section (GATE Pin) (Note 2)                | 0.               |      |      |      |    |
| $V_{G\_Clamp}$         | Output Clamp Voltage Level                   | VDD=24V          |      | 16   |      | V  |
| T_r                    | Output Rising Time                           | GATE=0.5nF       |      | 700  |      | ns |
| T_f                    | Output Falling Time                          | GATE=0.5nF       |      | 40   |      | ns |
| Over Tempe             | rature Protection                            |                  |      |      |      |    |
| T <sub>SD</sub>        | Thermal Shutdown                             | (Note 2)         |      | 165  |      | °C |
| T <sub>RC</sub>        | Thermal Recovery                             | (Note 2)         |      | 135  |      | °C |
|                        |  |                  |      |      |      |    |

**Note 1.** Stresses listed as the above "Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. Guaranteed by the Design.

ألمنه



### **Characterization Plots**





## **Operation Description**

KP214LG a high performance, multi mode, highly integrated Quasi Resonant Primary Side Regulation (QR-PSR) controller. The built-in high precision CV/CC control with high level protection features makes it suitable for offline small power converter applications.

#### • System Start-Up Operation

Before the IC starts to work, it consumes only startup current (typically 2uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 16.3V (typical), KP214LG begins switching and the IC operation current is increased to be 1mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.



Once KP214LG enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 0.5mA typically, which helps to reduce the standby power loss.

#### PSR Constant Voltage Modulation (PSR-CVM)

In primary side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. Fig.2 illustrates the CV sampling signal timing waveform in KP214LG. As shown in Fig.2, it is clear that there is a down slope representing a decreasing total rectifier Vf and its voltage drop as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the CV sampling signal blocks the leakage inductance reset and ringing. When the CV sampling process is over, the internal sample/hold (S&H) circuit captures the error signal and amplifies it through the internal Error Amplifier (EA). The output of EA is sent to the Primary Side Constant Voltage Modulator (PS-CVM) for CV control. The internal reference voltage for EA is trimmed to 2V with high accuracy.

During the CV sampling process, an internal variable current source is flowing to FB pin for Cable Drop Compensation (CDC). Thus, there is step at FB pin in the transformer а demagnetization process, as shown in Fig.2. Fig.2 also illustrates the equation for "demagnetization plateau", where Vo and VF is the output voltage and diode forward voltage; R1 and R2 is the resistor divider connected from the auxiliary winding to FB Pin, Ns and Na are secondary winding and auxiliary winding respectively.

When system enters over load condition, the output voltage falls down and the FB sampled voltage should be lower than 2V internal reference which makes system enter CC Mode automatically.





#### • Constant Current Regulation

KP214LG can accurately control the output current by the internal current feedback control loop. The output mean current in constant current (CC) mode can be approximately expressed as:

$$I_{CC_{OUT}}(mA) \cong \frac{N}{2} \times \frac{500mV}{Rcs(\Omega)}$$

In the equation above,

N---The turn ratio of primary side winding to secondary side winding.

Rcs--- the sensing resistor connected between the power MOSFET source to GND.

# Multi Mode Control in CV Mode

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in KP214LG which is shown in the Fig 3.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent

regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 70mW.



• Programmable Cable Drop Compensation (CDC) in CV Mode

In smart phone charger application, the battery is always connected to the adapter with a cable wire which can cause several percentages of voltage drop on the actual battery voltage. In KP214LG, an offset voltage is generated at FB pin by an internal current source (modulated by CDC block, as shown in Fig.4) flowing into the resistor divider. The current is proportional to the switching period, thus, it is inversely proportional to the output power Pout. Therefore, the drop due the cable loss can be compensated. As the load decreases from full loading to zero loading, the offset voltage at FB pin will increase. By adjusting the resistance of R1 and R2 (as shown in Fig.4), the cable loss compensation can be programmed. The percentage of maximum compensation is given by

$$\frac{\Delta V(\text{cable})}{V \text{out}} \approx \frac{\text{lcable}_{\text{max}} \times (\text{R1}//\text{R2})}{V_{\text{FB}_{\text{REF}}}} \times 100\%$$

For example, R1=3 K $\Omega$ , R2=18K $\Omega$ , The percentage of maximum compensation is given by



| $\Delta V(cable)$ | $54uA \times (3K//18K) \times 100\% = 6.0\%$ |
|-------------------|--|
| Vout              | 2V ×100% = 0.9%                              |







#### • Optimized Dynamic Response

In KP214LG, the dynamic response performance is optimized to meet USB charge requirements.

## • Audio Noise Free Operation for PSR

As mentioned above, the multi-mode CV control with a hybrid of FM and AM provides frequency modulation. An internal current source flowing to CS pin realizes CS peak voltage modulation. In KP214LG, the optimized combination of frequency modulation and CS peak voltage modulation algorithm can provide audio noise free operation from full loading to zero loading.

#### • Short Load Protection (SLP)

In KP214LG, the output is sampled on FB pin and then compared with a threshold of UVP (1.15V

typically) after an internal blanking time (35ms typical).

In KP214LG, when sensed FB voltage is below 1.15V, the IC will enter into Short Load Protection (SLP) mode, in which the IC will enter into auto recovery protection mode.

#### • FB Short Protection

KP214LG has built in FB Short Protection Function. When FB pin is grounded, the IC will stop switching at once.

## VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage is higher than 30V (typical), the IC will stop switching. This will cause VDD fall down to be lower than VDD\_OFF (typical 9V) and then the system will restart up again. An internal 34.5V (typical) zener clamp is integrated to prevent the IC from damage.

#### • On Chip Thermal Shutdown (OTP)

When the IC temperature is over 165 °C, the IC shuts down. Only when the IC temperature drops to 135 °C, IC will restart.

#### • Pin Floating Protection

In KP214LG, if pin floating situation occurs, the IC is designed to have no damage to system.

#### • Soft Totem-Pole Gate Driver

KP214LG has a soft totem-pole gate driver with optimized EMI performance



Package Dimension



| Cumhal | Dimensions | In Millimeters | Dimensions In Inches |       |  |
|--------|------------|----------------|----------------------|-------|--|
| Зутвої | Min        | Мах            | Min                  | Мах   |  |
| A      | 0.900      | 1.200          | 0.035                | 0.047 |  |
| A1     | 0.000      | 0.150          | 0.000                | 0.006 |  |
| A2     | 0.900      | 1.100          | 0.035                | 0.043 |  |
| b      | 0.300      | 0.500          | 0.012                | 0.020 |  |
| С      | 0.100      | 0.200          | 0.004                | 0.008 |  |
| D      | 2.800      | 3.020          | 0.110                | 0.119 |  |
| E      | 1,500      | 1.700          | 0.059                | 0.067 |  |
| E1     | 2.600      | 3.000          | 0.102                | 0.118 |  |
| е      | 0.950      | (BSC)          | 0.037                | (BSC) |  |
| e1     | 1.800      | 2.000          | 0.071                | 0.079 |  |
| L      | 0.300      | 0.600          | 0.012                | 0.024 |  |
| θ      | 0°         | 8°             | 0°                   | 8º    |  |
|        | ·          |                |                      |       |  |

# Disclaimer

Information that is provided by Kiwi Instrument Corporation is believed to be accurate and reliable. Kiwi instrument reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Kiwi instrument products into any application. No legal responsibility for any said applications is assumed by Kiwi Instrument.