

### Features

- VIN Input Voltage Range: 4.5 to 22V
- 30V Absolute Ratings at VIN Pin
- 4A Output Current Capability
- Low On Resistance
- Adjustable Soft-start Time by SS pin
- Adjustable Current Limit by ALSET pin
- Fast Over Current Protection Response Time
- Input Over Voltage Protection by OVSET Pin.
- Fault Report on ACOK Pin.
- Built in Surge protection clamped at 27V
- Built in Thermal Shutdown Protection
- Built in True Reverse-Current Blocking (TRCB)
- Built in Enable/ Shutdown Control by DPREN
- Pin Integrated Internal Charge Pump
- UL Approved-File No. E328191
- UL IEC/EN62368-1 CB Scheme Certified, No. DK-74723-UL
- TUV IEC/EN62368-1 Certified, No. 44 780 18 406748-007
- ESD Protection :
  - EC61000-4-2 contact discharge over with 8kV
  - HBM with over 2kV
  - CDM with over 500V at VIN pin
- TQFN3x3-16D Package
- Lead Free and Green Devices Available (RoHS Compliant)


### General Description

The APL3572A is designed for USB PD Type C applications. The low on resistance N-channel MOSFET power switch can satisfy the voltage drop requirements of USB specification.


The protection features include current limit protection, short circuit protection, over-temperature protection, input over voltage protection output over voltage protection, output surge protection and reverse current blocking.

Other features include a deglitched ACOK output to indicate the fault condition and an enable input to enable or disable the device.

### Simplified Application Circuit



### Pin Configuration




### Applications

- Notebook and Desktop Computers
- USB PD Type C Ports/Hubs
- High-side Power Protection Switches

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

## Ordering and Marking Information

<p>APL3572A□□-□□□</p>  <p>Assembly Material Handling Code Temperature Range Package Code</p>	<p>Package Code QB : TQFN3x3-16D Operating Ambient Temperature Range I : -40 to 85°C Handling Code TR : Tape &amp; Reel Assembly Material G : Halogen and Lead Free Device</p>
<p>APL3572AQB: <span style="border: 1px solid black; padding: 2px;">APL 3572A ● XXXXX</span> X - Date Code</p>	

Note : ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

## Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit	
$V_{VIN}$	VIN to GND Voltage	>20ns pulse width	-0.3 ~ 30	V
		<20ns pulse width	-0.3 ~ 40	V
	ISENN, ISENP to GND Voltage	>20ns pulse width	-0.3 ~ 30	V
		<20ns pulse width	-0.3 ~ 40	V
	DRPEN to GND Voltage	-0.3 ~ 30	V	
	/ALERT, ACOK, ALSET, IADMON, OVSET, VCP, SS, DELAY to GND Voltage	-0.3 ~ 6	V	
	CAP to GND Voltage	-0.3 ~ 10	V	
$T_{STG}$	Storage Temperature	-65 ~ 150	°C	
$T_{SDR}$	Maximum Lead Soldering Temperature (10 Seconds)	260	°C	

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Thermal Characteristics (Note2)

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Junction-to-Ambient Resistance in free air	38.5	°C/W

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

## Recommended Operating Conditions (Note3)

Symbol	Parameter	Range	Unit
$V_{VIN}$	VIN Input Voltage	4.5 ~ 22	V
$I_{OUT}$	OUT Output Current	0~4	A
$C_{SS}$	SS Pin External Capacitor Range	2.2 ~ 15	nF
$C_{IN}$	Input Capacitor Range	10 ~ 22	μF
$C_{OUT}$	Output Capacitor Range	40 ~ 100	μF
$T_A$	Ambient Temperature	-40 ~ 85	°C
$T_J$	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit.

## Electrical Characteristics

Unless otherwise specified, these specifications apply over  $V_{VIN}=20V$ ,  $V_{DRPEN}=5V$  and  $T_A=-40 \sim 85^\circ C$ . Typical values are at  $T_A=25^\circ C$ .

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
<b>BASIC OPERATION</b>							
$V_{VIN}$	VIN Input Voltage		4.5	-	22	V	
$I_Q$	VIN Supply Current	$V_{VIN}=20V$ , No load, $V_{DRPEN}=0V$	-	-	40	$\mu A$	
		$V_{VIN}=20V$ , No load, $V_{DRPEN}=5V$	-	300	-	$\mu A$	
	VDRP Off State Leakage Current	$V_{VIN}=20V$ , $V_{DRP}=GND$ , $V_{DRPEN}=0V$	-	-	4	$\mu A$	
	VDRP Reverse Leakage Current	$V_{VIN}=GND$ , $V_{VDRP}=20V$ , $V_{DRPEN}=0V$	-	-	1	$\mu A$	
<b>POWER SWITCH</b>							
$R_{DS(ON)}$	Power Switch On Resistance	$V_{VIN}=20V$ , $I_{OUT}=3A$ , resistance between VIN and VDRP	$T_A=25^\circ C$	-	20	25	$m\Omega$
			$T_A=-40 \sim 85^\circ C$	-	20	40	$m\Omega$
<b>UNDER-VOLTAGE LOCKOUT</b>							
$V_{UVLO\_H}$	VIN UVLO Threshold Voltage	$V_{VIN}$ rising, $T_A=-40 \sim 85^\circ C$	3.6	3.8	4.0	V	
	VIN UVLO Hysteresis		-	0.4	-	V	
<b>INPUT CURRENT REPORT</b>							
K	ISENP-to-ISENN Differential Voltage to IADMON Voltage Gain	$V_{VIN}=20V$	-	32	-	V/V	
		$V_{VIN}=20V$ , $R_{SENSE}=10m\Omega$					
	IADMON Voltage to Output Current Gain	$V_{VIN}=20V$ , ISENP=ISENN=floating	-	0.32	-	V/I	
	IADMON Voltage Accuracy	$V_{VIN}=20V$ , ISENP=ISENN=floating	-	10	-	%	
	IADMON Driving Capability		-	-	10	nA	
<b>OVER-CURRENT AND SHORT CIRCUIT PROTECTIONS</b>							
$I_{CL}$	Over Current Limit	ALSET=1.45V, $R_{SENSE}=10m\Omega$	4.1	4.5	5	A	
$I_{SCP}$	Output Over Current Protection Threshold	$V_{VIN}=20V$	8	-	13	A	
	SCP Response Time	$C_L=1\mu F$ , VDRP short circuit to ground	-	-	1	$\mu s$	
	Recovery Time During Hiccup mode	$C_{DELAY}=5.6nF$ , $T_{DELAY}=C_{DELAY} \cdot 1V/I_{DELAY}$	-	$7 \cdot T_{DELAY}$	-	ms	
<b>PRE-CHARGE</b>							
	Precharge Current		100	150	-	mA	
	DELAY Source Current		-	10	-	$\mu A$	
	DELAY Threshold Voltage		-	1	-	V	
<b>ACOK AND /ALERT OUTPUT PIN</b>							
	Output Low Voltage	$I_{INPUT}=5mA$	-	0.2	0.4	V	
	Leakage Current	$V_{INPUT}=5V$ , Open drain MOSFET off	-	-	1	$\mu A$	
<b>DRPEN INPUT PIN</b>							
$V_{IH}$	Input Logic HIGH	$V_{VIN}=4.5V$ to 22V, $T_A=-40 \sim 85^\circ C$	1.2	-	-	V	
$V_{IL}$	Input Logic LOW	$V_{VIN}=4.5V$ to 22V, $T_A=-40 \sim 85^\circ C$	-	-	0.5	V	
	Input Current	$V_{DRPEN}=5V$ , $T_A=-40 \sim 85^\circ C$	-	-	1	$\mu A$	
		$V_{DRPEN}=20V$ , $T_A=-40 \sim 85^\circ C$	-	-	60	$\mu A$	

## Electrical Characteristics (Cont.)

Unless otherwise specified, these specifications apply over  $V_{VIN}=20V$ ,  $V_{DPEN}=5V$  and  $T_A=-40 \sim 85^{\circ}C$ . Typical values are at  $T_A=25^{\circ}C$ .


Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b>SOFTSTART</b>						
	SS Source Current		-	6	-	$\mu A$
$t_{D(ON)}$	Turn on Delay Time	DRPEN rising edge to rising 10% for VDRP voltage	-	200	-	$\mu s$
$t_{D(OFF)}$	Turn off Delay Time	DRPEN falling edge to falling 10% for VDRP voltage	-	50	-	$\mu s$
$t_{SS}$	Soft-Start Time	No load, $C_{OUT}=10\mu F$ , $V_{VIN}=20V$ , $C_{SS}=2.7nF$	-	1	-	ms
<b>OVERT-TEMPERATURE PROTECTION (OTP)</b>						
$T_{OTP}$	Over-Temperature Threshold	$T_J$ rising	-	150	-	$^{\circ}C$
	Over-Temperature Hysteresis		-	50	-	$^{\circ}C$
<b>OVER-VOLTAGE AND SURGE PROTECTION</b>						
	OVSET OVP Threshold	$V_{OVSET}$ rising	0.95	1	1.05	V
	OVSET OVP Threshold Hysteresis		-	50	-	mV
	Output Surge Protection Threshold		-	27	-	V
<b>REVERSE CURRENT BLOCK</b>						
	Reverse Current Block Threshold	$V_{VDRP} - V_{VCP}$ (Note4)	-	10	-	mV
	VCP to VDRP Regulation Voltage	$V_{VCP} - V_{VDRP}$	-	20	-	mV

Note 4: Guaranteed by design.


## Typical Operating Characteristics

Refer to the typical application circuit. The test condition is  $V_{IN}=20V$ ,  $C_{SS}=2.7nF$ ,  $C_{CAP}=10nF$ ,  $C_{DELAY}=5.6nF$ ,  $C_{IN}=10\mu F$ ,  $C_{OUT}=22\mu F \times 2$ ,  $T_A=25^\circ C$  unless otherwise specified.


**VIN Supply Current vs. Junction Temperature**




**ON Resistance vs. Junction Temperature**




**VDRP Off Leakage Current vs. Junction Temperature**




**VIN Supply Current vs. Supply Voltage**



**ON Resistance vs. Supply Voltage**




**Current Limit vs. ALSET Voltage**



## Operating Waveforms


The test condition is  $V_{IN}=20V$ ,  $C_{SS}=2.7nF$ ,  $C_{CAP}=10nF$ ,  $C_{DELAY}=5.6nF$ ,  $C_{IN}=10\mu F$ ,  $C_{OUT}=22\mu F \times 2$ ,  $T_A=25^\circ C$  unless otherwise specified.

EN Power On




$I_{LOAD}=1A$   
 CH1:  $V_{DRPEN}$ , 5V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{SS}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 1A/Div, DC  
 TIME: 1ms/Div

EN Power Off




$I_{LOAD}=1A$   
 CH1:  $V_{DRPEN}$ , 5V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{SS}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 1A/Div, DC  
 TIME: 1ms/Div

VIN Power On



$I_{LOAD}=0A$   
 CH1:  $V_{IN}$ , 10V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{SS}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 2A/Div, DC  
 TIME: 2ms/Div

VIN Power Off




$I_{LOAD}=0A$   
 CH1:  $V_{IN}$ , 10V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{SS}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 2A/Div, DC  
 TIME: 2ms/Div

## Operating Waveforms (Cont.)


The test condition is  $V_{IN}=20V$ ,  $C_{SS}=2.7nF$ ,  $C_{CAP}=10nF$ ,  $C_{DELAY}=5.6nF$ ,  $C_{IN}=10\mu F$ ,  $C_{OUT}=22\mu F \times 2$ ,  $T_A=25^\circ C$  unless otherwise specified.

**Device Enable in VDRP short to GND**




$I_{LOAD}=0A$   
 CH1:  $V_{DRPEN}$ , 5V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{ACOK}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 500mA/Div, DC  
 TIME: 2ms/Div

**Device Enable in Current limit**




$I_{LOAD}=6.6\Omega$ (CRmode),ALSET=096V.  
 CH1:  $V_{IN}$ , 10V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{ALERTB}$ , 5V/Div, DC  
 CH4:  $I_{VOUT}$ , 1A/Div, DC  
 TIME: 100ms/Div

**VDRP Short to GND**



$I_{LOAD}=0A$   
 CH1:  $V_{CDELAY}$ , 5V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{ACOK}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 1A/Div, DC  
 TIME: 1ms/Div

**Short Circuit Release**




$I_{LOAD}=0A$   
 CH1:  $V_{CDELAY}$ , 5V/Div, DC  
 CH2:  $V_{DRP}$ , 10V/Div, DC  
 CH3:  $V_{ACOK}$ , 5V/Div, DC  
 CH4:  $I_{VIN}$ , 5A/Div, DC  
 TIME: 1ms/Div

## Operating Waveforms (Cont.)


The test condition is  $V_{IN}=20V$ ,  $C_{SS}=2.7nF$ ,  $C_{CAP}=10nF$ ,  $C_{DELAY}=5.6nF$ ,  $C_{IN}=10\mu F$ ,  $C_{OUT}=22\mu F \times 2$ ,  $T_A=25^\circ C$  unless otherwise specified.

Reverse-Current Blocking Response



$I_{LOAD}=2A$ ,  $I_{IN}=3A$   
 CH1:  $V_{IN}$ , 2V/Div, DC  
 CH2:  $V_{DRP}$ , 2V/Div, DC  
 CH4:  $I_{VIN}$ , 1A/Div, DC  
 TIME: 10 $\mu s$ /Div

Reverse-Current Blocking Recovery




$I_{LOAD}=2.5A$ ,  $I_{IN}=2.5A$   
 CH1:  $V_{IN}$ , 2V/Div, DC  
 CH2:  $V_{DRP}$ , 2V/Div, DC  
 CH4:  $I_{VIN}$ , 1A/Div, DC  
 TIME: 50 $\mu s$ /Div



## Pin Descriptions


PIN		FUNCTION
NO.	NAME	
1	ISENP	Current Sense "+" input pin. When this pin is not used, it can be left floating. When floating, the APL3572A uses MOSFET A dropout voltage to sense input current.
2	ISENN	Current Sense "-" input pin. When this pin is not used, it can be left floating. When floating, the APL3572A uses MOSFET A dropout voltage to sense input current.
3	SS	VDRP Softstart Slew Rate Control. Connect this pin with a capacitor to ground to adjust VDRP softstart slew rate.
4	ALSET	Current Limit threshold setting for adapter power path.
5	IADMON	VIN input current monitoring output pin.
6	GND	Ground.
7	VDRP	Output Voltage Pin. The output voltage follows the input voltage. When DRPEN is low the output voltage is disconnected from input. It is recommended that the output capacitor be placed greater than 40uF.
8	NC	Not connected internally.
9	DRPEN	Enable Input. Pulling this pin to high enables the device while pulling low disables the device. The DRPEN pin cannot be left floating.
10	DELAY	Delay time setting. Connecting a capacitor from this pin to ground sets the delay time which determines when precharge-not-ok protection is activated.
11	ACOK	Fault Indication Pin. This pin goes low when input OVP or SCP condition is detected.
12	/ALERT	Temperature alarm output. When junction temperature exceeds 100°C, /ALERT goes low, otherwise /ALERT keeps high.
13	CAP	Charge pump charge storage pin.
14	VCP	Central point of internal two power MOSFETes.
15	VIN	Power Supply Input. Connect this pin to an external DC power supply. It is recommended that the input capacitor be placed greater than 10uF.
16	OVSET	VIN Voltage Sense Pin. Connect this pin to VIN with a resistive divider to monitor VIN voltage for over voltage protection.

## Block Diagram




## Typical Application Circuit

Application Circuit 1: Current Sense by using an external accurate resistor



Application Circuit 2: Current Sense by using internal power MOSFET's  $R_{DS(ON)}$



Note: The ALSET pin voltage must be set a value before VDRP rising to 90% of the input voltage. (Refer for function description)

## Function Descriptions

### VIN Under-voltage Lockout (UVLO)

The APL3572A is built-in an under-voltage lockout circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has hysteresis and a de-glitch feature so that it will typically ignore undershoot transients on the input. When input voltage exceeds the UVLO threshold, the output voltage starts a soft-start to reduce the inrush current.

### Power Switch

The power switches are N-channel MOSFETs with a low  $R_{DS(ON)}$ . Their body diodes are reversely connected in polarity with each other that can prevent a current flowing from the VDRP back to VIN and VIN to VDRP when IC is off.

### Precharge and Softstart

When the APL3572A is enabled, the IC will start a pre-charge process to determine if there is a short-circuit at  $V_{DRP}$ . In precharge process, a 150mA current source is activated to charge output capacitors while a 10 $\mu$ A current source is activated to charge  $C_{DELAY}$ . Normally in precharge process the  $V_{VDRP}$  will reach 0.1V before  $V_{DELAY}$  reaches 1V (PS. DELAY pin must be connected a proper capacitor to ground). The IC then initiates a softstart process to turn on internal power MOSFETs. If a short circuit happens at  $V_{DRP}$  during precharge process, the  $V_{DELAY}$  will reach 1V while  $V_{VDRP}$  is less than 0.1V. The IC then decides not to turn on power MOSFET and in turn enters hiccup mode. When short circuit event is gone, the IC can start a pre-charge and softstart process to raise  $V_{VDRP}$  voltage.

### Current Limit Protection

The APL3572A provides current limit protection against over load or short circuit conditions. The current limit threshold is set by  $V_{ALSET}$  voltage. When the load current increases,  $V_{IADMON}$  voltage increases too. When the  $V_{IADMON}$  increases and reaches  $V_{ALSET}$ , current limit function will be activated. The  $V_{ALSET}$  is proportional to VIN input current limit and can be calculated by the following equation:

$$V_{ALSET} = I_{CLIM} * R_{SENSE} * K \text{ when } R_{SENSE} = 10m\Omega$$

$$V_{ALSET} = I_{CLIM} * 0.32 \text{ when } I_{SENP} = I_{SENN} = \text{floating}$$

Where,

$I_{CLIM}$  is the input current flow into VIN pin.

$R_{SENSE}$  is the sensing resistor by external sense resistor, depending on how ISENN and ISENP is connected.

Please refer to Typical Application Circuit.

K is a constant, which is 32.

In addition, the  $V_{IADMON}$  is proportional to VIN input current and can be calculated by the following equation:

$$V_{IADMON} = I_{VIN} * R_{SENSE} * K \text{ when } R_{SENSE} = 10m\Omega$$

Where,

$I_{VIN}$  is the input current flow into VIN pin.

The values of  $R_{SENSE}$  and K are the meaning as described previously.

The APL3572A is a sequence concern in ALSET voltage during power-on stage. The current limit threshold is set internally before VDRP voltage reaching 90% of input voltage in case ALSET voltage can not be given in time from system. However, please make sure a proper voltage is fed into ALSET pin for a desired current limit threshold before VDRP rising to 90% of VIN to avoid the accidental occurrence of current limit.

### Monitor of IADMON pin

The  $V_{IADMON}$  is proportional to VIN input current and can be calculated by the following equation:

$$V_{IADMON} = I_{VIN} * R_{SENSE} * K \text{ when } R_{SENSE} = 10m\Omega$$

Where,

$I_{VIN}$  is the input current flow into VIN pin.

The values of  $R_{SENSE}$  and K are the meaning as described previously.

When  $R_{SENSE}$  is equal to 10m $\Omega$ , the relationship between  $V_{IADMON}$  voltage and VIN input current refer to the following table.

Input Current(A)	IADMON pin voltage (V)
1	0.32
2	0.64
3	0.96
4	1.28

### Short-circuit Protection

The APL3572A shuts off output current immediately when output current exceeds short circuit trip threshold in an instant short circuit event.

After the trip of short circuit threshold, the output is shut off and then the device enters hiccup mode. In the hiccup mode, the output periodically executes soft start process until the fault event has disappeared.

### ACOK Output

The APL3572A provides an open-drain output to indicate that a fault has occurred. When input OVP or SCP occurs the ACOK goes low. Since the ACOK pin is an open-drain output, connecting a resistor to a pull high voltage is necessary. Normally the pull high resistor is suggested between 2k $\Omega$  to 200k $\Omega$ .

## Function Descriptions (Cont.)

### Over-temperature Protection

When the junction temperature exceeds 150°C, the internal thermal sense circuit turns off the power FET and allows the device to cool down. When the device's junction temperature cools by 50°C, the internal thermal sense circuit will enable the device, resulting in a pulsed output during continuous thermal protection. Thermal protection is designed to protect the IC in the event of over temperature conditions. For normal operation, the junction temperature cannot exceed  $T_J=+125^{\circ}\text{C}$ .

### Reverse Current Block

The APL3572A provides reverse current block function or RCB to prevent current flowing from VDRP to VIN. This function can emulate the internal MOSFET B as an ideal diode. In other words, the current is only allowed to flow from VIN to VDRP but forbidden from VDRP to VIN. During normal operation, if a voltage higher than  $V_{VIN}$  appears at VDRP, the reverse current could generate a voltage drop between VDRP and VCP. When  $V_{VDRP} - V_{VCP} > 10\text{mV}$  is triggered, the RCB function is activated then. There is another scenario when RCB can be activated. In normal operation if a short circuit happens at VIN, the RCB function can stop current flowing from VDRP to VIN, too. In light load or no load conditions, The  $V_{VDRP}$  is regulated at  $V_{VIN}-20\text{mV}$  until load current is large enough to produce a voltage drop ( $=I_{LOAD} * R_{DS(ON)}$ ) across VDRP to VIN higher than 20mV.

### /ALERT Output

The APL3572A junction temperature exceeds 100°C/ALERT goes low. Otherwise /ALERT keeps high. The /ALERT is an open drain output pin, needing an external pull high resistor. The recommended pull high resistor is in the range from 2kΩ to 200kΩ.


### Enable/Disable

Pulling the DRPEN below 0.5V disables the device while pulling DRPEN above 1.2V enables the device. When the IC is disabled the supply current is reduced to less than 40μA. The enable input is compatible with both TTL and CMOS logic levels. The DRPEN pin cannot be left floating.

### VIN Over Voltage Protection

The APL3572A uses OVSET pin to sense input voltage for over voltage protection. The internal VIN OVP threshold is 1V. A resistor divider from VIN to OVSET can program the VIN over voltage threshold, as depicted as below diagram. The VIN OVP threshold can be calculated by the following equation:


$$V_{VIN\_OVP} = (R1 + R2) / R2 * 1V$$



### Surge Protection

The APL3572A has surge protection on VDRP pin. Any voltage surge surpasses 27V will be clamped to a safe level.

### Recommended Minimum Footprint



## Application Information

### Input Capacitor

A 10 $\mu$ F or higher ceramic bypass capacitor from VIN to GND, located near the APL3572A, is strongly recommended to suppress the ringing during short circuit fault event. When the load current trips the SCP threshold in an over load condition such as a short circuit, hot plug-in or heavy load transient the IC immediately turns off the internal power switch that will cause VIN ringing due to the inductance between power source and VIN. Without the bypass capacitor, the output short may cause sufficient ringing on the input to damage internal control circuitry.

Input capacitor is especially important to prevent VIN from ringing too high in some applications where the inductance between power source to VIN is large (ex, an extra bead is added between power source line to VIN for EMI reduction), additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during over load conditions.


### Output Capacitor

A low-ESR 40 $\mu$ F between VDRP and GND is strongly recommended to reduce the voltage droop during hot-attachment of downstream peripheral.

Higher-value output capacitor is better when the output load is heavy. Additionally, bypassing the output with a 0.1 $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.


## Package Information

TQFN3x3-16D



SYMBOL	TQFN3*3-16D			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.15	0.25	0.006	0.010
D	2.90	3.10	0.114	0.122
D1	2.40	2.60	0.095	0.102
D2	2.10	2.30	0.083	0.091
D3	0.50	0.70	0.020	0.028
E	2.90	3.10	0.114	0.122
E1	0.40	0.60	0.016	0.024
e	0.40 BSC		0.016 BSC	
e1	0.60 BSC		0.024 BSC	
K	0.40 BSC		0.016 BSC	
L	0.30	0.50	0.012	0.020
aaa	0.08		0.003	

## Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TQFN 3x3	330±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
	<b>P0</b>	<b>P1</b>	<b>P2</b>	<b>D0</b>	<b>D1</b>	<b>T</b>	<b>A0</b>	<b>B0</b>	<b>K0</b>
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.00±0.20


(mm)

## Devices Per Unit

Application	Unit	Devices Per Reel
TQFN3*3	Tape & Reel	3000

## Taping Direction Information

TQFN3x3-16D




## Revision History

Version	Date	Revision History	
		Chapter	Description
P1	2017/10/13	-	Preliminary
P2	2018/1/4	-	Add minimum footprint & VALSET equation
P3	2018/4/11	-	Modify VIN max voltage & output current, Add Current limit spec & Hiccup mode description.
A1	2018/7/20	-	Add UL/CB/TUV safety certification number.
A2	2018/08/24	-	Add curve, waveform and IADMON pin formula description.
A3	2019/02/20	-	modify cap capacitor to 10nF



## Classification Profile



## Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
<b>Preheat &amp; Soak</b>		
Temperature min ( $T_{smin}$ )	100 °C	150 °C
Temperature max ( $T_{smax}$ )	150 °C	200 °C
Time ( $T_{smin}$ to $T_{smax}$ ) ( $t_s$ )	60-120 seconds	60-120 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3 °C/second max.	3°C/second max.
Liquidous temperature ( $T_L$ )	183 °C	217 °C
Time at liquidous ( $t_L$ )	60-150 seconds	60-150 seconds
Peak package body Temperature ( $T_p$ )*	See Classification Temp in table 1	See Classification Temp in table 2
Time ( $t_p$ )** within 5°C of the specified classification temperature ( $T_c$ )	20** seconds	30** seconds
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature ( $t_p$ ) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup>	
	<350	>350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup>		
	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ $T_j=125^\circ\text{C}$
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM ≥ 2KV
MM	JESD-22, A115	VMM ≥ 200V
Latch-Up	JESD 78	10ms, $1_{tr} \geq 100\text{mA}$

---

## Customer Service

### **Anpec Electronics Corp.**

Head Office :

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,

Sindian City, Taipei County 23146, Taiwan

Tel : 886-2-2910-3838

Fax : 886-2-2917-3838