Datasheet

FS1117

1.0A Adjustable & Fixed Voltage LDO Linear Regulator






Fortune Semiconductor Corporation

富晶電子股份有限公司

23F., No.29-5,Sec. 2, Zhongzheng E. Rd., Danshui Dist., New Taipei City 251, Taiwan

Tel.: 886-2-28094742 Fax: 886-2-28094874 www.ic-fortune.com



Rev. 1.4 2/9



1. General Description

The FS1117 is a series of low-dropout three-terminal regulators with a dropout of 1.4V at 1A output current.

The FS1117 series provides current limiting and thermal shutdown. Its circuit includes a trimmed bandgap reference to assure output voltage accuracy to be within $\pm 2\%$ for 1.8V, 3.3V and adjustable versions. Current limit is trimmed to ensure specified output current and controlled short-circuit current. On–chip thermal shutdown provides protection against any combination of overload and ambient temperature that would create excessive junction temperature.

The FS1117 has an adjustable version that can provide the output voltage from 1.25V to 12V with only two external resistors.

The FS1117 series is available in the industry standard SOT223 power package.


2. Features

- 1.4V maximum dropout at full load current
- · Fast transient response
- · Output current limiting
- · Built-in thermal shutdown
- Good noise rejection
- Low ESR Ceramic Capacitor(MICC) Required gor Stability

3. Applications

- PC Motherboard
- LCD Monitor
- · Graphic Card
- · DVD-video player
- NIC/Switch
- Telecom Equipment
- ADSL Modem
- Printer and other Peripheral Equipment

4. Ordering Information



5. Pin Configurations


Part No.	Pin 1	Pin 2	Pin 3	SOT-223	ĺ
FS1117 -xxGJ	GND/ADJ	OUT (TAP)	IN	FS1117 xxxxxxxx	

only.

Rev. 1.4 3/9



6. Package Marking Information




7. Pin Description


Part NO. Symbol		Description	
	GND/ADJ	Ground pin or adjust terminal pin.	
FS1117-xxGJ	IN	Regulator input pin.	
	OUT	Regulator output pin.	

Rev. 1.4 4/9




8. Typical Application Circuit





9. Functional Block Diagrams



Rev. 1.4 5/9



10. Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VIN	Input Voltage	23	V
TJ	Maximum Junction Temperature	150	$^{\circ}\!\mathbb{C}$
Ts	Storage Temperature	-65~150	$^{\circ}\!\mathbb{C}$
TLEAD	Lead Temperature(10SEC)	300	$^{\circ}\mathbb{C}$

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause Permanent damage to the device. These are stress rating only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

11. Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
VIN	Input Voltage	18	V
TJ	Operating Junction Temperature Range	-20~125	$^{\circ}$

12. Electrical Characteristics

(CIN=10µF, COUT=22µF, TA=25°C, unless otherwise noted.)

Symbol	Parameter	Test Conditions			Тур	Max	Unit
Vref F	Reference Voltage	FS1117-Adj	Io=10mA, VIN-Vout=1.5V	1.225	1.250	1.275	V
			Io=10mA, 1.5V≦VIN-Vout≦8V	1.225	1.250	1.275	V
VOLIT	Outs d Vallage	FS1117-1.8V	Io=10mA, 3.3V≦VIN≦10V	1.764	1.8	1.836	V
VOUT	Output Voltage	FS1117-3.3V	Io=10mA, 4.8V≦VIN≦10V	3.235	3.3	3.365	V
ILIMIT	Current Limit	FS1117-XXX	VIN-VOUT=3V	1.1			Α
IQ	Ground Pin Current	FS1117-XXX	VIN=VOUT+1.25V		5	10	mA
IADJ	ADJ Pin Current	FS1117-Ad	$Io=10mA\sim1A,1.5V \le VIN-VOUT \le 10V$		60	120	μΑ
VDROP	Dropout Voltage	FS1117-XXX	IOUT=1A, △VOUT=1%VOUT		1.4	1.5	V
ΔVLINE	Line Regulation	FS1117-XXX	IOUT=10mA,1.5V≦VIN-VOUT≦10V		0.1	0.5	%
ΔVLOAD	Load Regulation	FS1117-1.8V	VIN=3.3V, 10mA < lo < 1A		15	18	mV
ΔVLOAD	Load Regulation	FS1117-3.3V	VIN=5V, 10mA < lo < 1A		26	33	mV
eN	Output Noise	FS1117-XXX	F=10Hz to 10KHz,		0.003		%
PSRR	Ripple Rejection	FS1117-XXX	F=120Hz, COUT=25µF Tantalum, VIN-VOUT=3V		60		dB
TSD	Thermal Shutdown Temperature	FS1117-XXX	Junction Temperature		150		°C
THYS	Thermal Shutdown Hysteresis	FS1117-XXX			25		°C
θЈА	Thermal Resistance (No heat-sink, No air flow)	FS1117-XXX	SOT-223		117		°C/W

Rev. 1.4 6/9





13. Typical Operating Characteristics


(FS1117-3.3V CIN=10 μ F, COUT=22 μ F, TA=+25 $^{\circ}$ C, unless otherwise noted.)


OUTPUT VOLTAGE vs. INPUT VOLTAGE

GROUND PIN CURRENT vs. AMBIENT TEMPERATURE









OUTPUT VOLTAGE vs. INPUT VOLTAGE

Rev. 1.4 7/9



14. Application Description

The FS1117 keeps a constant 1.25V between the output pin and the adjust pin. By placing a resister R1 across these two pins a constant current flows through R1,assign to the ladj current and into the R2 resister producing a voltage equal to the (1.25/R1)*R2+ladj*R2 which will be added to the 1.25V to set the output voltage. This is summarized in the above equation. Since the minimum load current requirement of be FS1117 is 10mA, R1 is typically selected to be 121Ω resistor so that it automatically satisfies the minimum current requirement . Notice that since ladj is typically in the range and should only be considered when a very precise output voltage setting is required. For example, in a typical 3.3V application where R1=121 Ω and R220 Ω the error due to ladj is only 0.3% of the nominal set point.

Stability

The FS1117 requires the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. For most applications a minimum of 10μ F aluminum electrolytic capacitor insures both stability and good transient response.

Thermal Design

The FS1117 incorporates an internal thermal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction temperatures in the range of 150° C, it is recommended that the selected heat sink be chosen such that during maximum continuous load operation the junction temperature is kept below the temperature.

Pd=VOUT × IOUT T_J=TA+Pd × θ J_A < 150°C

Layout Consideration


The output capacitors must be located as close to the VOUT terminal of the device as possible. It is recommended to use a section of a layer of the PC board as a plane to connect the VOUT pin to the output capacitors that may result due to excessive trace inductance.

Rev. 1.4



15. Package Outline

SOT-223



3	MILL (ME	TERS	INCHES		
SAMBORS	MIN	NAX	MIN	MAX	
A	1.55	190	0.061	0.071	
A1	0.02	0.12	0.0008	0.0047	
В	0.60	08:0	0.024	0.031	
Bi	2.90	3.10	0.114	0.122	
С	0.24	55.0	0.009	0.013	
п	6,30	6.7D	0.24B	D.264	
E	3.30	3.70	0.130	0.146	
	2.30	B2C	0.090	820	
el	4.60	BSC	0.181	BSC	
H	6.70	7,30	0.264	0.287	
Ů.	0.90 NIN		0.036	MIN	
L2	1.06 BSC		0.0024	BSC	
α	0,	10*	D.	10"	

16. Revision History

Version	Date	Page	Description
1.0	2009/06/24	ÄLL	New release
1.1	2010/09/20	6	Add Vref Test Conditions: Io=10mA, VIN-Vout=1.5V
1.2	2010/10/20	6	Revise Vref Test Conditions : Io=10mA, 1.5V≦VIN-Vout≦8V
1.3	2011/01/31	3	Add Output 1.2V, 2.5, 5.0V
1.4	2014/05/22	2	Revised company address

Rev. 1.4