## Datasheet

## FS98001

8-bit MCU with 2k program EPROM, 128-byte RAM, 14-bit ADC, 8-bit GIO, $4 \times 12$ LCD driver

Fortune Semiconductor Corporation<br>富晶電子股份有限公司<br>23F，No．29－5，Sec．2，Zhongzheng E．Rd．，<br>Danshui Dist，New Taipei City 251，Taiwan<br>Tel．：886－2－28094742<br>Fax ：886－2－28094874<br>www．ic－fortune．com

This manual contains new product information．Fortune Semiconductor Corporation reserves the rights to modify the product specification without further notice．No liability is assumed by Fortune Semiconductor Corporation as a result of the use of this product．No rights under any patent accompany the sale of the product．

## Contents

1. GENERAL DESCRIPTION ..... 5
2. FEATURES .....  5
3. APPLICATIONS .....  5
4. ORDERING INFORMATION. .....  5
5. PIN CONFIGURATION .....  6
6. PIN DESCRIPTION .....  6
7. FUNCTIONAL BLOCK DIAGRAM .....  7
8. TYPICAL APPLICATION CIRCUIT .....  8
9. ELECTRICAL CHARACTERISTICS ..... 12
9.1 Absolute Maximum Ratings ..... 12
9.2 DC Characteristics ..... 12
9.3 ADC Characteristics ..... 12
9.4 OPAMP Characteristics (VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, unless otherwise noted). ..... 12
10. CPU CORE ..... 13
10.1 Program Memory Organization ..... 14
10.2 Data Memory Organization ..... 14
10.3 System Special Registers ..... 15
10.4 Peripheral Special Registers ..... 18
11. POWER SYSTEM ..... 19
11.1 Voltage Doubler ..... 19
11.2 Voltage Regulator ..... 20
11.3 Analog Bias Circuit ..... 20
11.4 Analog Common Voltage Generator ..... 21
11.5 Low Battery Detector ..... 21
11.6 LCD Bias Circuit. ..... 22
12. CLOCK SYSTEM ..... 23
12.1 Oscillator State ..... 24
12.2 CPU Instruction Cycle ..... 24
12.3 ADC Sample Frequency ..... 24
12.4 Beeper Clock ..... 24
12.5 Voltage Doubler Operation Frequency ..... 24
12.6 Timer and LCD Module Input Clock. ..... 25
12.7 OPAM Chopper Input Clock ..... 25
13. I/O PORT ..... 25
13.1 PT1 ..... 26
13.2 8-bit Timer ..... 26
14. 8-BIT TIMER ..... 28
15. ADC ..... 29
15.1 ADC Digital Output Code Format ..... 29
15.2 ADC Linear Range ..... 29
15.3 ADC Control Register ..... 29
15.4 ADC Output Rate and Settling Time ..... 30
15.4.1 ADC Input Offset ..... 30
15.4.2 ADC Gain ..... 30
15.4.3 ADC Resolution. ..... 30
15.5 ADC Input Multiplexer and Low Pass Filter ..... 31
15.6 OPAMP : OP1 ..... 34
15.6.1 ADC Pre-filter ..... 35
15.6.2 ADC Input Multiplexers ..... 35
16. INSTRUCTION PROGRAMMER EPROM ..... 36
17. LCD DRIVER ..... 37
18. CPU RESET ..... 38
18.1 External Reset ..... 39
18.2 Low Voltage Reset. ..... 40
18.3 Watchdog Time Out Reset ..... 40
19. HALT AND SLEEP MODE ..... 41
19.1 Halt Mode ..... 41
19.2 Sleep Mode ..... 41
20. INSTRUCTION SET ..... 44
20.1 Instruction Set Summary ..... 44
20.2 Instruction Description ..... 45
21. PACKAGE INFORMATION ..... 55
22. APPENDIX ..... 56
23. REVISION HISTORY ..... 57

## 1. General Description

The FS98O01 is a high performance, low cost 8 -bit MCU with 2 k program EPROM, 128-byte data RAM, one 14-bit ADC, 8 -bit GIO, and $4 \times 12$ LCD driver. With a few external passive components such as resistors and capacitors, the FS98O01 can be easily implemented to form a simple portable tire gauge, voltage panel meter, or manual range DMM, etc. Especially, FS98001's EPROM could be written by program instruction, so users can write table or calibration data in the unused EPROM address more than one time.

## 2. Features

- 8 -bit risk CPU core with 39 single word instructions.
- Embedded $2 \mathrm{k} \times 16$ program ROM ( 07 ffH isn't usable by user), 128-byte data RAM.
- Instruction Programmer Function.
- Operating voltage is from 2.4 V to 3.6 V .
- Operating current is about 1.5 mA ; sleep current is about $2 \mu \mathrm{~A}$.
- Embedded internal 1MHz oscillator.
- 4-level hardware stacks.
- 3 Interrupt sources (external: input port $1<0>$, internal: timer, ADC).
- One 14-bit noise free ADC.
- Embedded voltage doubler and voltage regulator ( 3.6 V regulated output).
- 4-bit Input Port and 4-bit bi-directional I/O port including 1-bit for buzzer output.
- $4 \times 12$ LCD driver (3V peak-to-peak).
- Watchdog timer.


## 3. Applications

- Simple portable tire gauge.
- Voltage panel meter.
- Manual range DMM.
- Scale.


## 4. Ordering Information

| Product Number | Description | Package Type |  |
| :--- | :--- | :--- | :--- |
| FS98O01-nnn | FS98O01 <br> effective.) | 14-bit ADC version. (ADO [15:0] is all Die form (45-pin) |  |
| FS98O01-nnn-PCE | FS98001 is 14-bit ADC version. (ADO [15:0] is all <br> effective.) | 64-pin LQFP (Pb free <br> package) |  |

## 5. Pin Configuration

Figure 5-1: LQFP64


## 6. Pin Description

| Name | In/Out | Pin No | Description |
| :--- | :--- | :--- | :--- |
| VPP/RST | I | 64 | Reset , Program Input Voltage |
| VSS | I | 48 | Negative power supply (ground) |
| P1<0>/INT | I | 3 | Input port 1.0 or interrupt input |
| P1<1>/PROEN | I | 4 | Input port1.1, SPI or Instruction Programmer select |
| P1<2>~P1<3> | I | $5 \sim 6$ | Input port 1.2~1.3 |
| P1<4>~P1<6> | I/O | $7 \sim 9$ | I/O port 1.4~1.6 |
| PT1<7>/BZ | I/O | 10 | I/O port 1.7 or buzzer output |
| SEG12~SEG9 | O | $12 \sim 14$ | LCD segment driver output |
| SEG9 ~ SEG1 | O | $18 \sim 26$ | LCD segment driver output |
| COM4~COM3 | O | $28 \sim 29$ | LCD common driver output |
| COM2~COM1 | O | $35 \sim 36$ | LCD common driver output |
| RLCD | I | 37 | LCD Voltage Input (usually connect 10~100k $\Omega$ to VDDA) |
| VDD | I | 47 | Positive power supply |
| CB | I/O | 44 | Voltage doubler capacitor negative connection |


| Name | In/Out | Pin No | Description |
| :--- | :--- | :--- | :--- |
| CA | I/O | 43 | Voltage doubler capacitor positive connection |
| VGG | O | 41 | Voltage doubler output |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | O | 39 | Analog power output |
| VDDA | O | 38 | Voltage source from VDDA |
| VS | I | 45 | Analog Power supply |
| VDDP | I/O | 51 | Analog circuit bias current input |
| VB | O | 52 | Analog ground |
| AGND | I | 55 | OPAMP output |
| OP1O | I | 56 | Analog signal input channel |
| AIN0(AD0) | I | 57 | Analog signal input channel |
| AIN1(AD1) | I | 58 | Analog signal input channel (usually for ADC VIL input) channel (usually for ADC VRH input) |
| AIN2(AD2) | I | 59 | Analog signal input channel (usually for ADC VRL input) |
| AIN3(AD3) | I/O | 61,62 | ADC pre-filter capacitor connection |
| AIN4(AD4) | I | 42 | Test Mode Input Voltage |
| FTB, FTC | TST |  |  |
| 7ST |  |  |  |

## 7. Functional Block Diagram

Figure 7-2: Functional Block Diagram


## 8. Typical Application Circuit

Figure 8-3: Scale, Instruction Programmer Calibration Data to EPROM


Note. In the instruction program mode, VPP must be connected to $100 \Omega$ Resistor. Please keep VGG between 5.4 and 6.2 V when executing instruction programming. Please turn off VDDA or VS before executing instruction programming if the loading of VDDA or VS is over 8 mA .

Figure 8-2: Scale, Normal mode


Figure 8-3: Tire Gauge


## 9. Electrical Characteristics

Absolute Maximum Ratings

| Parameter | Rating | Unit |
| :--- | :--- | :--- |
| Supply voltage to ground | -0.3 to 3.6 | V |
| Input/output voltage to ground | -0.3 to VDD +0.3 | V |
| Operating temperature | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature/Time | $260^{\circ} \mathrm{C} / 10 \mathrm{Sec}$ |  |
| ESD immunity, Human Body Model/Machine Model | $\geqq 2 \mathrm{kV} / 200 \mathrm{~V}$ |  |
| Latch-up immunity | $\geqq 100 \mathrm{~mA}$ |  |

## DC Characteristics

(VDD $=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | -40 to $+85^{\circ} \mathrm{C}$ | 2.4 |  | 3.6 | V |
| IDD | Supply current | In operating mode |  | 1.5 |  | mA |
| IPD | Sleep mode supply current | In sleep mode, LVR enable |  | 2 |  | $\mu \mathrm{A}$ |
| VIH | Digital Input high voltage | PT1, RST_ | 0.7 |  |  | VDD |
| VIL | Digital Input low voltage | PT1, RST_ |  |  | 0.3 | VDD |
| VIHSH | Input Hys. High Voltage | Schmitt-trigger port |  | 0.45 |  | VDD |
| VIHSL | Input Hys. Low Voltage | Schmitt-trigger port |  | 0.20 |  | VDD |
| IOH | High Level Output Current | $\mathrm{VOH}=\mathrm{VDD}-0.3 \mathrm{~V}$ |  | 3 |  | mA |
| IOL | Low Level Output Current | $\mathrm{VOL}=0.3 \mathrm{~V}$ |  | 5 |  | mA |
| VSR | Voltage source switch resistor |  |  | 10 |  | $\Omega$ |
| KTCREF | VDDA temperature coefficient | $\mathrm{T}_{\mathrm{A}}=0 \sim 50^{\circ} \mathrm{C}$ |  | 100 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| VLBAT | Low battery detection voltage | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V}, \\ & {[\mathrm{ADOH}, \mathrm{ADOL}] \text { is about } 2710 \mathrm{~h}} \end{aligned}$ | 2.2 | 2.4 | 2.6 | V |
| VLVR | Low voltage reset voltage |  |  | 1.85 |  | V |
| VLCD | LCD driver peak to peak voltage |  | 2.6 | 2.8 | 3.0 | V |
| FCK | Internal RC oscillator frequency |  | 0.8 | 1.0 | 1.2 | MHz |
| FWDT | Internal WDT Clock |  |  | 2.0 |  | kHz |
| VPP | Instruction Programmer input Voltage | PROEN = 0 | 11 | 12 | 13 | V |

## ADC Characteristics

(VDD $=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VDIN | ADC differential input voltage range | To VSS | 1 |  | 2.2 | V |
| VRIN | ADC reference input voltage range | (VRH, VRL), ADC Gain =1 | 0.25 |  | 0.5 | V |
|  | Resolution |  |  | $\pm 15625$ |  | Counts |
|  | ADC linearity error | VRIN $=0.44 \mathrm{~V}$ | -0.1 | 0 | +0.1 | mV |

OPAMP Characteristics (VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Input Offset |  |  | 1.5 |  | mV |
|  | Input Offset Voltage with Chopper | $\mathrm{Rs}<100 \Omega$ | $\mathrm{Rs}=100 \Omega, 0.1 \mathrm{~Hz} \sim 1 \mathrm{~Hz}$ |  | 20 |  |
|  | Input Reference Noise |  | 1.0 |  | $\mu \mathrm{~V}$ |  |
|  | Input Reference Noise with Chopper | $\mathrm{Rs}=100 \Omega, 0.1 \mathrm{~Hz} \sim 1 \mathrm{~Hz}$ |  | 0.5 |  | $\mu \mathrm{Vpp}$ |


|  | Input Bias Current |  |  | 10 | 30 |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | Input Bias Current with Chopper |  |  | 100 | 300 |
|  | Input Common Mode Range |  | 0.5 |  | 2.4 |
|  | Output Voltage Range |  | 0.5 |  | 2.4 |
|  | Chopper Clock Frequency | S_CHCK[1:0]=11 |  | 1 V | V |
|  | Capacitor Load |  |  | 50 | 100 |

## 10. CPU Core

Figure shows the CPU core block diagram used in FS98O01.

Figure 10-1: CPU Core Block Diagram


## Program Memory Organization

The CPU has a 10 -bit program counter capable of address up to $2 k \times 16$ program memory space. The reset vector is at 0000h and the interrupt vector is at 0004h.

Figure 10-2: Program Memory Origination


## Data Memory Organization

The data memory is partitioned into three parts. The address 00h~07h areas are system special registers, like indirect address, indirect address pointer, status register, working register, interrupt flag, interrupt control register. The address 08h~7Fh areas are peripheral special registers, like I/O ports, timer, ADC, signal conditional network control register, LCD driver. The address $80 \mathrm{~h} \sim \mathrm{FFh}$ areas are general data memory.

Table 10-1: Data Memory Organization

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | $\begin{array}{\|l\|} \hline \text { WDT } \\ \text { Reset } \\ \text { State } \end{array}$ | Details on page: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | IND0 | Use contents of FSR0 to address data memory |  |  |  |  |  |  |  | unuu unuu | unuu unuu | 14 |
| 02h | FSR0 | Indirect data memory, address point 0 |  |  |  |  |  |  |  | unuu unuu | unuu unuu | 14 |
| 04h | STATUS |  | - |  | PD | TO | DC | C | Z | ---0 Ouuu | ----u 1uuu | 15 |
| 05h | WORK | WORK register |  |  |  |  |  |  |  | unuu unuu | unuu unuu | 16 |
| 06h | INTF |  |  |  |  |  |  | ADIF | EOIF | ---0 --00 | ---0 --00 | $\begin{array}{\|l\|} \hline 37,25,26,2 \\ 8 \end{array}$ |
| 07h | INTE | GIE |  |  | TMIE |  |  | ADIE | E0IE | u--0 --00 | u--0 --00 | $\begin{aligned} & 37,25,26,2 \\ & 8 \end{aligned}$ |
| 08h~7Fh |  | Peripheral special registers |  |  |  |  |  |  |  |  |  | 18 |
| 80h~FFh |  | General data memory (128-byte SRAM) |  |  |  |  |  |  |  | unuu unuu | unuu unuu | - |

Note 1: "u" means unknown or unchanged. "-" means unimplemented, read as " 0 ".
Note 2: The "Reset State" indicates the registers state after external reset and low voltage reset.
Note 3: The "WDT Reset State" indicates the registers state after watchdog time out reset.

## System Special Registers

System special registers are used by the CPU to control the operation of the device. Some registers are used for data memory access, some for logic judgment, and some for arithmetic, etc.

Table 10-2: System Special Registers

| Addres S | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT <br> Reset <br> State | Details page: | on |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | INDO | Use contents of FSR0 to address data memory |  |  |  |  |  |  |  | uuuu uuuu | uuuu uuuu | 15 |  |
| 02h | FSR0 | Indirect data memory, address point 0 |  |  |  |  |  |  |  | uuuu uuuu | uuuu uuuu | 15 |  |
| 04h | STATUS | - | - | - | PD | TO | DC | C | Z | ---0 Ouuu | ---u 1uuu | 15 |  |
| 05h | WORK | WORK register |  |  |  |  |  |  |  | uuuu uuuu | uuuu uuuu | 16 |  |
| 06h | INTF |  | , | , | TMIF | - |  | ADIF | EOIF | ---0 --00 | ---0 --00 | 37, 25, 26, 28 |  |
| 07h | INTE | GIE |  | , | TMIE |  |  | ADIE | EOIE | u--0 --00 | u--0 --00 | 37, 25, 26, 28 |  |

Note 1: "u" means unknown or unchanged. "-" means unimplemented, read as "0".
Note 2: The "Reset State" indicates the registers state after external reset and low voltage reset.
Note 3: The "WDT Reset State" indicates the registers state after watchdog time out reset.

## - INDO : Address 00h

The INDO registers at data memory address are not physical registers. Any instruction using the INDO register actually access the data pointed by the FSR0 register.

A simple program to clear data memory 80h-0BFh using indirect addressing is shown as Example 10-1.

Example 10-1: Using Indirect Addressing

```
MOVLW080h
MOVWFFSR0
NEXT:CLRFIND0; Clear the content of memory address pointed by FSR0
INCFSZFSR0, 1; FSR0 = FSRO + 1, and judge if FSR0 =0
GOTONEXT
```

- FSR0 : Address 02h

Indirect addressing pointers FSR0 correspond to IND0 respectively.

- STATUS : Address 04h

The STATUS register contains the arithmetic status of the ALU. The function of each bit in STATUS register is described in Table 10-3.

Table 10-3: Status Register

| Bit | Symbol | Description |
| :--- | :--- | :--- |
| $7 \sim 5$ | - | No use. |
| 4 | PD | Power down flag. <br> 1: After power on reset or cleared writing 0 (which shuts off oscillator clock, thus <br> neither of the MCU clock or operation will be in conduct). <br> 0: By execution of the SLEEP instruction, but not the HALT instruction (which only <br> turns off the MCU clock). |
| 3 | - | No use. |
| 2 | DC | Digit carry flag (ADDWF, SUBWF instructions) <br> 1: A carry-out from the 4th low order bit of the result occurred. <br> 0: No carry-out from the 4th low order bit of the result. |
| 1 | C | Carry flag (~Borrow) |
| 0 | Z | Zero flag <br> 1: The result of an arithmetic or logic operation is zero. <br> 0: The result of an arithmetic or logic operation is not zero. |

- WORK : Address 05h

WORK register is used to store temporary data for arithmetic, data moving, etc.

- INTF, INTE: Address 06h, 07h

The interrupt enable register (INTE) records individual interrupt request. When some interrupt event occurs and related interrupt enable bit $=1$, the related interrupt flag in interrupt flag register (INTF) will be set. The global interrupt enable bit (GIE) will enable CPU interrupt procedure. When GIE $=1$ and any interrupt flag is set, CPU interrupt procedure would be executed. CPU interrupt procedure executes GIE reset and CALL 0004h.

When interrupt signal happened within instruction duty cycle, the CPU must wait and till instruction duty cycle end of this program then produce an "Interrupt Flag" before go into next step.

This Example 10-2 program is specially mentioned here for halt and sleep mode.

Example 10-2: Halt and Sleep Mode Example


Note. Please make sure all interrupt flags are cleared before running SLEEP; "NOP" command must follow HALT and SLEEP commands.

The INTF register contains the status of every interrupt event. The function of each bit in INTF register is described in Table 10-4.

Table 10-4: INTF Register

| Bit | Symbol | Description |
| :--- | :--- | :--- |
| $7 \sim 5$ | - | No use. |
| 4 | TMIF | 8-bit timer Interrupt flag. |
| $3 \sim 2$ | - | No use. |
| 1 | ADIF | Analog to digital converter Interrupt flag. |
| 0 | EOIF | PT1<0> external interrupt flag. |

The INTE register defines if the CPU will accept related interrupt event. The function of each bit in INTE register is described in Table 10-5.

Table 10-5: INTE Register

| Bit | Symbol | Description |
| :--- | :--- | :--- |
| 7 | GIE | Global interrupt enable bit. |
| $6 \sim 5$ | - | No use. |
| 4 | TMIE | 8-bit timer Interrupt enable bit. |
| $3 \sim 2$ | - | No use. |
| 1 | ADIE | Analog to digital converter Interrupt enable bit. |
| 0 | EOIE | PT1<0> external interrupt enable bit. |

## Peripheral Special Registers

The peripheral special registers are used to control I/O ports, timer, ADC, signal conditional network, LCD driver, and others.

Table 10-6: Peripheral Special Registers


Note 1: "u" means unknown or unchanged. "-" means unimplemented, read as "0".
Note 2: The "Reset State" indicates the registers state after external reset and low voltage reset.
Note 3: The "WDT Reset State" indicates the registers state after watchdog time out reset.

## 11. Power System

There're some important power management blocks in FS98O01, such as voltage doublers, voltage regulator, analog bias circuit, analog common voltage generator, etc. The power system related registers are in Table 11-1-1.

Table 11-1: Power System Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT <br> Reset <br> State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2Eh | NETF | EN_PUMP | EN_VS | EN_LCDB | LCDEN |  |  |  | EN_VDDA | $0000---0$ | $0000--0$ |

## Voltage Doubler

The voltage doubler is used to generate double voltage of VDD. The doubled voltage of VDD is used for regulated to analog power supply, LCD voltage, etc.

Figure 11-2: Voltage Doubler


When EN_PUMP = 1, voltage doubler is enabled. The VGG voltage is about two times of VDD. When EN_PUMP $=0$, you can input a voltage as voltage regulator power supply.

Voltage doubler operation frequency is selected by S_PCK. The details are described in "Voltage Doubler Operation Frequency" on page 24.

Typical value for C 1 or C 2 is $1 \mu \mathrm{~F} \sim 10 \mu \mathrm{~F}$. For large load current, larger capacitors should be used to reduce the output voltage ripple. If a polarity capacitor is used for C 1 , the CB pin should be connected to the negative terminal of the capacitor, and the CA pin to the positive terminal.

## Voltage Regulator

The voltage regulator is used to regulate the doubled voltage of VDD from VGG to analog power supply, VDDA. VDDA is the power supply voltage for analog circuit and LCD driver.

Figure 11-2: Voltage Regulator


When EN_VDDA = 1, the voltage regulator will be enabled. Otherwise VDDA can be used as external regulated power supply input.

The typical capacitance for C 3 is $1 \mu \mathrm{~F} \sim 10 \mu \mathrm{~F}$. For large load current, large capacitor should be used to increase the output voltage stability.

## Analog Bias Circuit

Figure 11-3: Analog Bias Circuit


Before enabling the analog block, EN_VDDA must be set. When the internal voltage doubler is used, a 10 nF capacitor must be connected between pin VB and VSS for reducing voltage doubler's noise.

## Analog Common Voltage Generator

Analog common voltage generator is used to generate the analog common voltage, AGND.

Figure 11-4: Analog Common Voltage Generator

When EN_VDDA = 1, analog common voltage generator is enabled. AGND voltage is about $1 / 2$ VDDA.

## Low Battery Detector

Low battery comparator is used to detect if the power from VDD is high enough to maintain the IC's normal operation.

Figure 11-5: Low Battery Detector Block


You can detector VDD voltage form LVD of ADC network, SLVD $=1, S V R=1, S O P 1 P=10, S I N H=01$, SFTA $=01, \operatorname{SINL}=10, \mathrm{SINH}=1, \mathrm{SINL}=11$, enable $\operatorname{ADC}$, after third ADC transform to complete , read [ $A D O H, A D O L$ ] value and subtract $A Z$ value, if the value is less 2710 h , that mains VDD less then about 2.5 V , if the value is less 2580 h , that mains VDD less than about 2.4 V .

When VDD $=2.5 \mathrm{~V}$, (LVDL -LVDH$)$ voltage is about 0.279 V , When VDD $=2.4 \mathrm{~V}$, (LVDL -LVDH$)$ voltage is about 0.268 V , the inaccuracy is $\pm 2.5 \%$.

VDDA is about 3.6 V , the inaccuracy is $\pm 2.5 \%$.
(VRRH -VRRL ) is about 0.4352 V , the inaccuracy is $\pm 2.5 \%$.

## LCD Bias Circuit

V3, V2, V1 in 11-6 are the output voltages of the LCD bias circuit. The voltages to VSS are about VRLCD, $2 / 3^{*}$ VRLCD and $1 / 3$ * VRLCD, and the voltages are used in LCD driver.

Figure 11-6: LCD Bias Circuit


When EN_LCDB $=1$, the LCD bias circuit is enabled. When EN_LCDB $=0$, the LCD bias circuit is disabled, and the LCD driver will not function.

## 12. Clock System

The clock system offers several clocks to some important blocks in FS98001, such as CPU clock, ADC sample frequency, beeper clock, voltage doubler operating frequency, etc. Only with the clock signals from the clock system, the FS98O01 can work normally.

Table 12-1: Clock System Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT Reset State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 09 h | PCK |  |  |  |  |  |  |  | $\|$S_B <br> EEP |  | $---0-$ |

Figure 12-1: Internal Clock for CPU and Other Blocks


## Oscillator State

MCK is the heart of the clock system. Almost all clock signals are derived from the MCK. If we stop MCK, many clock signals will be stopped. We may use "sleep" instruction to disable MCK as described in Table .

Table 12-2: How to Use MCK

| Sleep | MCK |
| :--- | :--- |
| 1 | Disable |
| 0 | Enable |

CPU Instruction Cycle
The CPU in FS98O01 has only one mode of instruction cycle. That is MCK/4 (~4us).

## ADC Sample Frequency

ADC sample frequency decides the sampling rate of the input signal. The sampling rate of ADC in FS98001 is fixed to MCK/25.

Table 12-3: ADC Sampling Frequency

## ADC Sample Frequency (ADCF)

MCK/25 (~40kHz)

## Beeper Clock

We may set beeper clock by select the proper value of S_BEEP as in Table

Table 12-4: Setting Beeper Clock

| S_BEEP | Beeper Clock |
| :--- | :--- |
| 1 | MCK/500 $(\sim 2 \mathrm{kHz})$ |
| 0 | MCK/312 $(\sim 3.2 \mathrm{kHz})$ |

## Voltage Doubler Operation Frequency

The voltage doubler operation frequency is related to the load capability. There is an internal S_PCK signal deciding the voltage doubler operating frequency.

Table 12-5: Voltage Doubler Operation Frequency

| S_PCK | Voltage Doubler Operation Frequency |
| :--- | :--- |
| 1 | $\mathrm{MCK} / 50(\sim 20 \mathrm{kHz})$ |

Timer and LCD Module Input Clock
The timer and LCD module input clock in FS98001 is MCK/2000 as described in Table 12-6.

Table 12-6: Timer and LCD Module Input Clock

| Timer and LCD Module Input Clock TMCLK |
| :--- |
| MCK/2000 $(\sim 500 \mathrm{~Hz})$ |

## OPAM Chopper Input Clock

The OPAM chopper input clock in FS98O01 is selected by internal S_CH1CK as described in Table 12-8
Table 12-8: OPAMP chopper Input Clock

| S_CH1CK[1:0] | OPAMP chopper mode (input operation) |
| :---: | :---: |
| 00 | +Offset |
| 01 | -Offset |
| 10 | MCK/500 chopper frequency |
| 11 | MCK/1000 chopper frequency |

## 13. I/O Port

We may set the I/O port to be input port or output port in FS98O01 for our applications. We may also set PT1 [7] as buzzer output to drive the external buzzer to generate sounds. The buzzer's beeper frequency is show in Table 13-1.

Table 13-1: I/O Port Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT <br> State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 06 h | INTF |  |  |  |  |  |  |  | EOIF | $---0-00$ | $---0-00$ |

PT1
PT1 is 4-bit Input port and 4-bit I/O port with pull-up resistor enable control.
PT1 [ N ] is an input port when PT1EN $[\mathrm{N}]=$ " 0 "; PT1 [ N$]$ is an output port when PT1EN $[\mathrm{N}]=$ " 1 ". When PT1EN [7] = "1" and BPE = "1", PT1 [7] is used as the buzzer output.

When PT1PU $[\mathrm{N}]=$ " 0 ", PT1 [ N$]$ has no pull-up resistor; When PT1PU $[\mathrm{N}]=$ " 1 ", PT1 [N] has a pull-up resistor.

PT1 [0] can be used as an external interrupt source. Interrupt mode of PT1 [0] is controlled by E0M [1:0]. When EOM [1:0] = "00", PT1 [ 0 ] is for negative edge trigger interrupt input; and " 01 " for positive edge. " 10 " \& " 11 " for interrupt during other time.

If VPP $=12 \mathrm{~V}$, PT1[1] use for judge if SPI or instruction programmer EPROM, if PT1[1] connect to VSS then used instruction programmer EPROM function. If PT1[1] connect to VDD then used SPI programmer EPROM.

If VPP $=0 \sim 3.6 \mathrm{~V}, \mathrm{PT} 1[1]$ is a input port.
PT1 [ N ] has Schmitt-trigger input.
Figure 13-1: the Block Diagram of Port 1


8-bit Timer
The 8-bit timer in FS98O01 is usually used for timer interrupt in applications. We may have a periodic internal interrupt to do some periodic procedure in CPU by using the 8 -bit timer properly.

Table 13-1: 8-bit Timer Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT State | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06h | INTF |  |  |  | $\begin{aligned} & \mathrm{TMI} \\ & \mathrm{~F} \end{aligned}$ |  |  |  |  | ---0 --00 | ---0 --00 |  |
| 07h | INTE | GIE |  |  | $\begin{array}{\|l\|} \hline \text { TMI } \\ \mathrm{E} \\ \hline \end{array}$ |  |  |  |  | u--0 --00 | u--0 --00 |  |
| 0Ch | TMOUT | TMOUT [7:0] |  |  |  |  |  |  |  | 00000000 | 00000000 |  |
| 0Dh | TMCON | $\begin{aligned} & \text { TMRS } \\ & \mathrm{T} \end{aligned}$ |  |  |  | TME  <br> N INS [2:0] | INS [2:0] |  |  | u-00 0000 | u-00 0000 |  |

Figure 13-1: the Block Diagram of 8-bit Timer


After writing a " 0 " to bit 7 of address 0 Dh , the CPU will send a low pulse to TMRST and reset the 8 -bit counter. And then the bit 7 of address 0 DH will be set to " 1 ".

When TMEN $=1$, the 8 -bit counter is enabled. When TMEN $=0$, the 8 -bit counter is stopped.
INS [2:0] selects timer interrupt source. The selection codes are described in Table .13-2

Table 13-2: Setting Timer Interrupt Source

| INS [2:0] | Timer Interrupt Source |
| :--- | :--- |
| 000 | TMOUT $[0](\sim 62.5 \mathrm{~Hz})$ |
| 001 | TMOUT $[1](\sim 31.25 \mathrm{~Hz})$ |
| 010 | TMOUT $[2](\sim 15.625 \mathrm{~Hz})$ |
| 011 | TMOUT $[3](\sim 7.813 \mathrm{~Hz})$ |
| 100 | TMOUT $[4](\sim 3.91 \mathrm{~Hz})$ |
| 101 | TMOUT $[5](\sim 1.953 \mathrm{~Hz})$ |
| 110 | TMOUT $[6](\sim 0.977 \mathrm{~Hz})$ |
| 111 | TMOUT $[7](\sim 0.488 \mathrm{~Hz})$ |

TMOUT [7:0] is the output of the 8-bit counter. It is a read-only register.

## 14. 8-bit Timer

The 8-bit timer in FS98001 is usually used for timer interrupt in applications. We may have a periodic internal interrupt to do some periodic procedure in CPU by using the 8 -bit timer properly.

Table 14-1: 8-bit Timer Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT State | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06h | INTF |  |  |  | TMI |  | $\square$ |  |  | ---0 --00 | ---0 --00 |  |
| 07h | INTE | GIE |  |  | $\begin{aligned} & \mathrm{TMI} \\ & \mathrm{E} \end{aligned}$ |  | $\square$ |  |  | u-0 --00 | u-0-0-00 |  |
| 0Ch | TMOUT | TMOU | [7:0] |  |  |  |  |  |  | 00000000 | 00000000 |  |
| ODh | TMCON | $\begin{aligned} & \text { TMRS } \\ & \text { T } \end{aligned}$ | $\sqrt{7}$ |  |  | $\begin{aligned} & \mathrm{TME} \\ & \mathrm{~N} \end{aligned}$ | INS [2 |  |  | u-00 0000 | u-00 0000 |  |



After writing a " 0 " to bit 7 of address 0 Dh, the CPU will send a low pulse to TMRST and reset the 8 -bit counter. And then the bit 7 of address 0DH will be set to " 1 ".

When TMEN $=1$, the 8 -bit counter is enabled. When $\operatorname{TMEN}=0$, the 8 -bit counter is stopped.
INS [2:0] selects timer interrupt source. The selection codes are described in Table .

Table 14-2: Setting Timer Interrupt Source

| INS [2:0] | Timer Interrupt Source |
| :--- | :--- |
| 000 | TMOUT $[0](\sim 62.5 \mathrm{~Hz})$ |
| 001 | TMOUT $[1](\sim 31.25 \mathrm{~Hz})$ |
| 010 | TMOUT $[2](\sim 15.625 \mathrm{~Hz})$ |
| 011 | TMOUT $[3](\sim 7.813 \mathrm{~Hz})$ |
| 100 | TMOUT $[4](\sim 3.91 \mathrm{~Hz})$ |
| 101 | TMOUT $[5](\sim 1.953 \mathrm{~Hz})$ |
| 110 | TMOUT $[6](\sim 0.977 \mathrm{~Hz})$ |
| 111 | TMOUT $[7](\sim 0.488 \mathrm{~Hz})$ |

## 15. ADC

The ADC in the IC is a $\triangle \Sigma$ ADC with fully differential inputs and fully differential reference voltage inputs. Its maximum digital output code is $\pm 15625$.

The conversion equation is: Dout $=15625$ * $\mathrm{G}^{*}(\mathrm{VIH}-\mathrm{VIL}+\mathrm{Vio}) /(\mathrm{VRH}-\mathrm{VRL}+\mathrm{Vro})$. VIH is the ADC positive input voltage. VIL is the ADC negative input voltage. Vio is the ADC input offset voltage. VRH is the ADC positive reference voltage. VRL is the ADC negative reference voltage. Vro is the ADC reference offset voltage. And (VRH - VRL + Vro) > 0. When G * (VIH - VIL + Vio) / (VRH - VRL + Vro) $\geqq$ 1, Dout = 15625. When G * $(\mathrm{VIH}-\mathrm{VIL}+\mathrm{Vio}) /(\mathrm{VRH}-\mathrm{VRL}+\mathrm{Vro}) \leqq-1$, Dout $=-15625$.

## ADC Digital Output Code Format

ADO [15:0] is the ADC digital output code. The digital output code is in 2's complement format, and the ADO [15], the most significant bit (MSB) of ADO represents the sign of the code. For example, if ADO [15:0] = E2F7h, then Dout $=-(\operatorname{not}(E 2 F 7 h)+1)=-7433$.

## ADC Linear Range

The $\triangle \Sigma A D C$ is close to saturation state when $G *(V I H-V I L+V i o) /(V R H-V R L+V r o)$ is close to $\pm 1$. The ADC has good linearity when $\mathrm{G}^{*}(\mathrm{VIH}-\mathrm{VIL}+\mathrm{Vio}) /(\mathrm{VRH}-\mathrm{VRL}+\mathrm{Vro})$ is within $\pm 0.95$.

## ADC Control Register

There are some ADC control related registers in FS98001. There will be some more detail descriptions about using the ADC control register to get the proper ADC operation in users' applications.

Table 15-1: ADC Control Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT State | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06h | INTF |  |  |  |  |  |  | ADI |  | --0 --00 | ---0 --00 |  |
| 07h | INTE | GIE |  | $7$ |  |  | $1$ | $\begin{array}{\|l\|} \mathrm{ADI} \\ \mathrm{E} \end{array}$ |  | u-0 --00 | u-0 --00 |  |
| 10h | ADOH | ADO | 5:8] |  |  |  |  |  |  | 00000000 | 00000000 |  |
| 11h | ADOL | ADO | 7:0] |  |  |  |  |  |  | 00000000 | 00000000 |  |
| 13h | ADCON | $\square$ | $1$ |  |  | ADR ST | ADM | [2:0] |  | ----0000 | ----0000 |  |
| 2Fh | NETG | $D$ |  |  |  | ADG | $[1: 0]$ | $\begin{aligned} & \mathrm{ADE} \\ & \mathrm{~N} \end{aligned}$ | AZ | ----0000 | ----0000 |  |

Figure 15-1: the Block Diagram of ADC


The ADC contains a $\Delta \Sigma$ modulator and a digital comb filter. When ADEN $=1$, the $\Delta \Sigma$ modulator (ADC) will be enabled. When ADEN $=0$, the $\Delta \Sigma$ modulator (ADC) will be disabled. When ADRST $=1$, the digital comb filter will be enabled. When $\operatorname{ADRST}=0$, the digital comb filter will be reset.

## ADC Output Rate and Settling Time

The $\Delta \Sigma$ ADC is generally an over-sampling ADC. The ADC's each digital output code is the result of sampling the input signal $N$ times and processed by DSP. The ADC's sampling frequency is decided by ADCF.

ADM decides when to send out a 16-bit digital code after sampling $N$ times, and raises an interrupt signal every time the ADC produces a digital output code. In fact, the ADC's each digital output code is the result from the previous $2^{*} \mathrm{~N}$ times sampling results. If any of the ADC's input, reference voltage, ADG or AZ is switched, the first two output codes are normally not stable, and the third output code and later codes are stable for calculation.

The ADC's output rate is selected by ADM [2:0] as described in Table 15-2.
Table 15-2: ADC Output Rate

| ADM [1] | ADC Output Rate |
| :--- | :--- |
| 000 | ADCF/125 $(\sim 320 \mathrm{~Hz})$ |
| 001 | ADCF/250 $(\sim 160 \mathrm{~Hz})$ |
| 010 | ADCF/500 $(\sim 80 \mathrm{~Hz})$ |
| 011 | ADCF/1000 $(\sim 40 \mathrm{~Hz})$ |
| 100 | ADCF/2000 $(\sim 20 \mathrm{~Hz})$ |
| 101 | ADCF/4000 $(\sim 10 \mathrm{~Hz})$ |
| 110 | ADCF/8000 $(\sim 5 \mathrm{~Hz})$ |

## 15.. 1 ADC Input Offset

The ADC input offset voltage, Vio drifts with temperature and common mode voltage at the inputs. When $A Z=0$, the $\Delta \Sigma$ modulator's differential inputs are (VIH, VIL); when $A Z=1$, the $\Delta \Sigma$ modulator's differential inputs are (VIL, VIL). We can set AZ = 1 to measure the ADC's offset.

When the drifting is slow, we may set $A Z=1$, and get Doff $=15625^{*} G *(V i o) /(V R H-V R L+V r o)$. When measuring input signal, Doff should be deducted.

## 15.. 2 ADC Gain

The ADC digital output code deducted by Doff is the ADC Gain. The ADC gain does not change as VDD changes. The suggested values for common mode voltages at ADC input and reference voltage are $1 \mathrm{~V} \sim 2 \mathrm{~V}$ respect to VSS. ADG [1:0] can set ADC's input gain: 00 for 2/3, 01 for 1 , 10 for 2, and 11 for $1 / 3$.

## 15.. 3 ADC Resolution

The ADC resolution is mainly decided by ADM [2:0] (ADC output rate) and reference voltage, and the test results in FSC are as below for users' reference. When we set (VRH, VRL) $=0.4 \mathrm{~V},(\mathrm{VIH}, \mathrm{VIL})=0.2 \mathrm{~V}, \mathrm{VRL}=\mathrm{VIL}$ $=$ AGND, $\mathrm{G}=1$, and record ADO [15:0], we get the result in Table 15-3. When we set (VRH, VRL) = VR, (VIH, $\mathrm{VIL})=1 / 2 * \mathrm{VR}, \mathrm{VRL}=\mathrm{VIL}=\mathrm{AGND}, \mathrm{G}=1, \mathrm{ADM}[2: 0]=101$, and record ADO [15:0], we get the result in Table 15-4.

Table 15-3:

| ADM [1] | $\mathbf{0 0 0}$ | $\mathbf{0 0 1}$ | $\mathbf{0 1 0}$ | $\mathbf{0 1 1}$ | $\mathbf{1 0 0}$ | $\mathbf{1 0 1}$ | $\mathbf{1 1 0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Rolling counts | 10 | 6 | 4 | 3 | 3 | 2 | 1 |

Table 15-4

| VR (V) | $\mathbf{0 . 0 5}$ | $\mathbf{0 . 1}$ | $\mathbf{0 . 2}$ | 0.3 | 0.4 | $\mathbf{0 . 6}$ | 0.8 | 1.0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Rolling counts | 31 | 15 | 5 | 3 | 2 | 2 | 4 | 9 |

## ADC Input Multiplexer and Low Pass Filter

There are several analog input multiplexers and a low pass filter in FS98O01. We may use the analog input multiplexers and the low pass filter properly to measure the input signals well.

Table 15-5: ADC Input Multiplexer and Low Pass Filter Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT State | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2Ah | NETB |  | SINL[1:0] |  | SINH [1:0] |  | $\begin{aligned} & \hline \begin{array}{l} \text { SFT } \\ {[2]} \end{array} \end{aligned}$ |  | $\begin{aligned} & \mathrm{SFT} \\ & {[0]} \end{aligned}$ | --0 00-0 | ---0 00-0 |  |
| 2Ch | NETD |  | $\begin{array}{\|c} \hline \text { SVR } \\ \mathrm{H}[0] \end{array}$ | SVRL[1:0] |  | $1$ | $17$ | $\begin{aligned} & \mathrm{SLV} \\ & \mathrm{D} \end{aligned}$ | SVR | -000 u000 | -00 u000 |  |

Figure 15-2 ADC Input Multiplexer and Low Pass Filter


## ADC Operation

1. Get the VGG (2 times VDD or external Power Supply).
2. Get the VDDA (3.6V)
3. Enable the Analog Bias Circuit
4. Set SINH[2:0] and SFTA[2:0] to decide the ADC positive input port signal.(Table 10-3, 10-4 and 10-5)

Table 15-6: FTIN Selection table

| SINH[1:0] | FTIN |
| :---: | :---: |
| 00 | OP1O |
| 01 | OP1P |
| 10 | AD2 |
| 11 | AD3 |

Table 15-7: FTB selection table

| SFTA[2] | FTB $^{1}$ |
| :---: | :---: |
| $\mathbf{0}$ | ADC Low Pass Filter is disabled |
| 1 | ADC Low Pass Filter is enabled |

Table 15-8: INH selection table

| SFTA[0] | INH (ADC positive input port signal) |
| :---: | :---: |
| 0 | FTB |
| 1 | FTIN |

5. Set $\operatorname{SINL}[1: 0]$ to decide the ADC negative input port signal. (Table 15-9)

Table 15-9: INL selection table

| SINL[1:0] | INL (ADC negative input port signal) |
| :---: | :---: |
| 00 | AD2 |
| 01 | AD3 |
| 10 | VRRL |
| 11 | LVDL |

6. Set $\operatorname{ADG}[1: 0]$ to decide the ADC input gain. (Table 15-10)

Table 15-10:ADG selection table

| ADG[1:0] | ADC input gain |
| :---: | :---: |
| 00 | $2 / 3$ |
| 01 | 1 |
| 10 | 2 |
| 11 | $1 / 3$ |

7. Set $\operatorname{SVRH}[1: 0]$ to decide the ADC reference voltage positive input port signal. (Table 15-11)

Table 15-11:VRH selection table

| SVRH[1:0] | VRH (ADC reference voltage positive input) |
| :---: | :---: |
| 0 | AD4 |
| 1 | VRRH |

8. Set SVRL[1:0] to decide the ADC reference voltage negative input port signal. (Table 15-12)
[^0]Table 15-12:VRL selection table

| SVRL[1:0] | VRL (ADC reference voltage negative input) |
| :---: | :---: |
| 00 | AGND |
| 01 | AD3 |
| 10 | VRRL |
| 11 | VRRL |

9. Set ADIE and GIE register flags to enable the ADC interrupt
10. Set ADEN register flag, the embedded $\Sigma-\Delta$ modulator will be enabled.
11. Set ADRST register flag, the comb filter will be enabled.
12. When the ADC interrupt happen, read the ADO[15:0] to get the ADC output.(ADO[15:14] are signed bits)
13. Set AZ register flag to make the ADC positive and negative input port be internally short. Read the ADO[15:0] to get the ADC offset (The ADO should be zero if the offset is zero)

Clear AZ register flag to make the ADC work normally.

OPAMP : OP1
Table 15-13 FS98001 OPAMP register table

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT <br> Reset <br> State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 09 h | PCK |  |  |  |  |  | S_CHCK[1:0] |  |  | $---000-$ | $---000-$ |
| 33 h | NETK |  |  |  |  | OP1EN | SOP1P[1:0] | SOP1N[0] | ---0000 | ---0000 |  |

## OPAMP Operation

1. Set SOP1P[1:0] to decide the OPAMP non-inverting input port signal. (Table 15-14)

Table 15-14 OP1P selection table

| SOP1P[1:0] | OP1P (OPAMP non-inverting input) |
| :---: | :---: |
| 00 | AGND |
| 01 | LVDH |
| 10 | AD2 |
| 11 | AD1 |

2. Set SOP1N[0] to decide the OPAMP inverting input port signal. (Table 15-15)

Table 15-15 OP1N selection table

| SOP1N[0] | OP1N (OPAMP inverting input) |
| :---: | :---: |
| 0 | OP1O |
| 1 | AD0 |

3. Set S_CHCK[1:0] to decide the OPAMP chopper mode.

Table 15-16 chopper mode selection table

| S_CHCK[1:0] | OPAMP chopper mode (input operation) |
| :---: | :---: |
| 00 | +Offset |
| 01 | -Offset |
| 10 | MCK/500 chopper frequency |
| 11 | $M C K / 1000$ chopper frequency |

4. Set OP1EN to enable the OPAMP.

## 15.. 1 ADC Pre-filter

The input signal is sampled by the ADC. When the input signal has a noise with frequency higher than the sampling frequency, the noise generates low frequency noises through sampling circuit. Hence it is recommended to pass the input signal through a low pass filter, in order to get a stable ADC output.

Inside the chip, there is an internal 100k ohm resistor, which is for the construction of a low pass filter through parallel connection with an external capacitor between two pins FTB and FTC. The capacitance is normally between 10 nF and 50 nF . Please note that a larger capacitance may cause too much delay time in input signal switching. SFT [2] decides if an input signal passes the low pass filter. SFT [0] decides whether the ADC's input is the signal through a low pass filter.

## 15..2 ADC Input Multiplexers

The positive and negative input signal terminals of the ADC and reference voltages of the ADC can be selected by analog multiplexers and set to status specified by users. The input signal terminals of the ADC can be selected by $\operatorname{SIN}[0]$ and SFT [2]. The reference voltages of the ADC can be selected by SVR.

## 16. Instruction Programmer EPROM

"TBLP" is an instruction to programmer EPROM, "MOVP" is an instruction to look up table from EPROM. In this function, PT1[1] must connect to VSS, and VPP must be12V.

Table 16-3 FS98001 Programmer EPROM register table

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT State | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2Ch | NETD | EPMAT |  |  |  | ERV | EPBLK |  |  | 0--- u0-- | 0--- u0-- |  |
| OAh | EADRH | PAR[15:8] |  |  |  |  |  |  |  | unuu unuu | unuu unuu |  |
| 0Bh | EADRL | PAR[7:0] |  |  |  |  |  |  |  | unua unuu | unuu uuau |  |
| OCh | EDAH | EDATA[15:8] |  |  |  |  |  |  |  | unuu unuu | unuu unuu |  |

NETD[3] : ERV is a status flag of programming voltage detection. When VPP $=12 \mathrm{~V}, \mathrm{ERV}=1$. Otherwise $\mathrm{ERV}=$ 0.

NETD[2] : EPBLK is a status flag of blank data checking generated by table look-up instruction MOVP. When data in EPROM address $\{E A D R H, E A D R L\}$ equals to FFFFh, ELBLK=1. Otherwise ELBLK=0

NETD[7] : EPMAT is a EPROM data validation flag generated by instruction MOVP. When EPROM data in address $\{E A D R H, E A D R L\}$ equals to the data in register $\{E D A H, W O R K\}, E L M A T=1$. Otherwise $E L M A T=0$

EADRH[0:7] : Programmer Address MSB.
EADRL[0:7] : Programmer Address LSB.
EDAH[0:7] : Programmer Data MSB.
WORK[0:7] : Programmer Data LSB.

Note.

1. Please keep $\mathrm{VDD}=3 \mathrm{~V} \pm 0.2 \mathrm{~V}$ when executing Instruction Programmer EPROM.
2. Charge Pump must be on and delayed about 100 ms before executing Instruction Programmer EPROM.

Example 16-1: Programmer EPROM Example



## 17. LCD Driver

The LCD driver in FS98001 has 4 commons and 12 segments, and the LCD can drive $4 \times 12$, 48 dots LCD. The LCD common driver waveform is show in Figure .

Figure 17-1: LCD Common Driver Waveform


Table 17-1: LCD Control Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset <br> State | WDT Reset State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40h | LCD1 | SEG1 [3:0] |  |  |  | SEG0 [3:0] |  |  |  | unuu unuu | unuu unuu |
| 41h | LCD2 | SEG3 [3:0] |  |  |  | SEG2 [3:0] |  |  |  | unuu unuu | unuu uauu |
| 42h | LCD3 | SEG5 [3:0] |  |  |  | SEG4 [3:0] |  |  |  | uuuu unuu | uuuu uauu |
| 43h | LCD4 | SEG7 [3:0] |  |  |  | SEG6 [3:0] |  |  |  | unuu unuu | unuu unuu |
| 44h | LCD5 | SEG9 [3:0] |  |  |  | SEG8 [3:0] |  |  |  | unuu unuu | unuu uauu |
| 45h | LCD6 | SEG11 [3:0] |  |  |  | SEG10 [3:0] |  |  |  | unuu unuu | uauu uauu |
| 2Eh | NETF |  |  | $\begin{array}{\|l\|l\|} \hline \mathrm{EN} \text { B } \mathrm{LCD} \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { LCD } \\ & \text { EN } \\ & \hline \end{aligned}$ |  |  |  |  | --00 ---- | --00 ---- |

- LCD1~LCD6 is the LCD display data area.
- LCDEN $=1$ starts the LCD clock and then we may use the LCD. If $\operatorname{LCDEN}=0$, the $\operatorname{LCD}$ driver will be disabled.

When EN_LCDB = 1, the LCD bias circuit is enabled. When EN_LCDB = 0, the LCD bias circuit is disabled, and the LC $\bar{C}$ driver will not function.

The LCD frame frequency is selected by internal LCDCKS [1:0] as described in Table 17-2.

Table 17-2: Setting LCD Frame Frequency

| LCDCKS [1:0] | LCD Frame Frequency |
| :--- | :--- |
| 01 | LCD Input Frequency/16 $(\sim 31.25 \mathrm{~Hz})$ |

Here we demonstrate the way to light on the dots on the LCD. If we set LCD1 = "0110-1101b", it means we set SEG1 [3:0] = "0110b" and SEG0 [3:0] = "1101b". Then, the dots on the cross position of SEG1 and COM3, COM2 will be on; also, the dots on the cross position of SEG0 and COM4, COM3, COM1 will be on. We may use the same method to light on the dots on the cross position of SEG0 to SEG7 and COM4 to COM1.

## 18. CPU Reset

The FS98001 CPU has three reset signals and they are external reset (RST_), low voltage reset (LVR), and watchdog time out reset. When resetting, the CPU's program counter (PC) is reset to 0 . After reset finished, the CPU starts working. Table 18-1 shows the CPU's internal registers status after reset.

Table 18-1: the CPU's Internal Registers Status after Reset

| Address | Name | Reset State | WDT Reset State |
| :--- | :--- | :--- | :--- |
| 00h | IND0 | uuuu uuuu | uuuu uuuu |
| 02h | FSR0 | uuuu uuuu | uuuu uuuu |
| 04h | STATUS | ---0 Ouuu | --- - 1 uuu |
| 05h | WORK | uuuu uuuu | uuuu uuuu |
| 06h | INTF | $---0 ~--00$ | $---0 ~--00$ |
| 07h | INTE | u--0 --00 | u--0 --00 |
| 09h | PCK | $-----0-$ | $-----0-$ |
| 0Ah | EADRH | uuuu uuuu | uuuu uuuu |
| 0Bh | EADRL | uuuu uuuu | uuuu uuuu |
| 0Ch | EDAH | uuuu uuuu | uuuu uuuu |
| 0Dh | TMOUT | 0000 0000 | 0000 0000 |


| Address | Name | Reset State | WDT Reset State |
| :--- | :--- | :--- | :--- |
| 0Eh | TMCON | u000 0000 | u000 0000 |
| 10h | ADOH | 00000000 | 00000000 |
| $11 h$ | ADOL | 00000000 | 00000000 |
| $13 h$ | ADCON | $----0-0-$ | $----0-0-$ |
| $20 h$ | PT1 | uuuu uuuu | uuuu uuuu |
| $21 h$ | PT1EN | $0000----$ | uuuu ---- |
| $22 h$ | PT1PU | 0000 0000 | uuuu uuuu |
| $23 h$ | PT1MR | -----00 | u--- --uu |
| $2 A h$ | NETB | 0000 u000 | -000 00-0 |
| $2 C h$ | NETD | $0000---0$ | 0000 u000 |
| $2 E h$ | NETF | ---0000 | 0000 ---0 |
| $2 F h$ | NETG | uuuu uuuu | ----0000 |
| $33 h$ | NETK | uuuu uuuu | ---0000 |
| $40 h$ | LCD1 | uuuu uuuu | uuuu uuuu |
| $41 h$ | LCD2 | uuuuu uuuu |  |
| $42 h$ | LCD3 | uuuuu uuuu |  |
| $43 h$ | LCD4 | uuuu uuuu |  |

Note 1: "u" means unknown or unchanged. "-" means unimplemented, read as " 0 ".
Note 2: The "Reset State" indicates the registers state after external reset and low voltage reset.
Note 3: The "WDT Reset State" indicates the registers state after watchdog time out reset.

## External Reset

The CPU has a "VPP/RST/TST" pin for external reset usage. When "VPP/RST/TST" is in logic "low" state (about $0 \sim 0.3 \mathrm{~V}$ ), the CPU will go into external reset status. The external R/C circuit for reset is shown as following. When VDD changes from "low" to "high", the CPU external reset status will be released, and the CPU will be in normal operating condition.

The signal from the "VPP/RST/TST" pin to CPU should remain in logic "low" state for more than $2 \mu \mathrm{~s}$ to reset the CPU. If the signal from the "VPP/RST/TST" pin to CPU is in "low" state less than $2 \mu \mathrm{~s}$, the CPU will not be reset. Figure $18-2$ shows the minimum reset period to reset the CPU.

Figure 18-1: the Reset Circuit and the Reset Timing


Figure 18-2: the Minimum Reset Period to Reset the CPU


## Low Voltage Reset

To avoiding the CPU in an abnormal power status that makes the CPU unable to reset and causes the CPU operating abnormally, there's a low voltage reset circuit embedded in FS98O01. When the voltage of VDD is less than LVR threshold low voltage, the CPU enters reset state; and when the voltage of VDD comes back above the LVR threshold high voltage, the CPU will be in normal operating condition.

## Watchdog Time Out Reset

The watchdog timer in FS98O01 is usually used to monitor if the CPU is in normal operation. If the CPU is not in normal operation, we may use the watchdog timer to raise a watchdog time our reset and make the CPU to be back in normal operation. The watchdog timer may be used to some period wakeup-and-measuring applications to save the power for some long time monitoring portable applications.

Table 18-2: Watchdog Time Out Reset Related Registers

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | WDT Reset State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| O4h | STATUS |  |  |  |  | TO |  |  |  | ---0 Ouuu | ----u 1uuu |
| ODh | TMCON |  | WDTEN | WTS [1:0] |  |  |  |  | u000 0000 | u100 0000 |  |

Figure 18-3: the Block Diagram of Watchdog Timer


When starting watch dog timer (WDT), it is necessary to set WDTEN bit. Once WDTEN be set, that can't
be clear by any program instruction except hardware reset (RST PIN Set to low). When the CPU executes CLRWDT instruction, the WDT counter may be reset. The clock input of the WDT comes from an internal independent R/C oscillator. The WDT output can be selected by WTS, as shown in the following table. When the WDT outputs the logic "high", the CPU will enter reset status and set TO bit to 1 .

Table 18-3: Setting the Frequency of WDTOUT

| Typical Frequency of WDTOSC is about 1kHz. |  |  |
| :--- | :--- | :--- |
| WTS [1:0] | Frequency of WDTOUT | Typical Frequency of WDTOUT |
| 00 | FWDTOSC / 4096 | 0.244 Hz |
| 01 | FWDTOSC / 2048 | 0.488 Hz |
| 10 | FWDTOSC / 1024 | 0.977 Hz |
| 11 | FWDTOSC / 512 | 1.953 Hz |

## 19. Halt and Sleep Mode

## Halt Mode

After the CPU executes a HALT instruction, the CPU program counter (PC) stops counting until the CPU receives an internal or external interrupt signal. To avoid program errors caused by Interrupt return, it is necessary to add a NOP instruction after the HALT instruction to guarantee the program's normal execution as described in Example 19-.

Example 19-1: Halt Mode

## HALT <br> NOP

## Sleep Mode

After the CPU executes a SLEEP instruction, all oscillators stop working until the CPU receives an external interrupt signal or the CPU is reset. To avoid program errors caused by Interrupt return, it is necessary to add a NOP instruction after the SLEEP instruction to guarantee the program's normal execution as described in Example .

Example 19-2: Sleep Mode

## SLEEP <br> NOP

To make sure that the CPU have the minimum power consumption in SLEEP mode, it is necessary to disable all the power management and analog circuits before executing a SLEEP instruction, and to make sure all the I/O ports are in VDD or VSS voltage levels. There are some parasitic diodes between VDDA and analog input ports as in Figure 19-1. When the voltage regulator is disabled and VDD is gradually going to VSS voltage level, it is necessary to keep AD0~AD4 in floating or VSS voltage level.

Figure 19-1: the Parasitic Diodes between VDD and Analog Input Ports


Example is a recommended example program for user's reference before the CPU executes the SLEEP instruction.

Example 19-3: Example Program before the CPU Executes the SLEEP Instruction

```
CLRFNETB
CLRFNETD
CLRFNETF
CLRFNETG
MOVLW01h
MOVWFPT1PU
MOVLWOOh
MOVWFPT1MR
MOVLWOFEh
MOVWFPT1EN
CLRFPT1; Set PT1 [7:1] output low, PT1 [0] Input with pull up
CLRFINTF
MOVLW081h; Enable external Interrupt
MOVWFINTE
SLEEP
NOP
```


## 20. Instruction Set

The FS98O01 instruction set consists of 37 instructions. Each instruction is a 16-bit word with an OPCODE and one or more operands. The detail descriptions are as below.

Instruction Set Summary
Table 20-4: Instruction Set Summary Table

| Instruction | Operation | Cycle | Flag |
| :---: | :---: | :---: | :---: |
| ADDLW k | $[\mathrm{W}] \leftarrow[\mathrm{W}]+\mathrm{k}$ | 1 | C, DC, Z |
| ADDPCW | $[\mathrm{PC}] \leftarrow[\mathrm{PC}]+1+[\mathrm{W}]$ | 2 | None |
| ADDWF f, d | $[$ Destination $] \leftarrow[\mathrm{ff}]+\mathrm{W}]$ | 1 | C, DC, Z |
| ADDWFC f, d | $[$ Destination $] \leftarrow[f]+[\mathrm{W}]+\mathrm{C}$ | 1 | C, DC, Z |
| ANDLW k | [W] $\leftarrow[\mathrm{W}]$ AND k | 1 | Z |
| ANDWF f, d | [Destination] $\leftarrow[\mathrm{W}]$ AND [f] | 1 | Z |
| BCF f, b | $[\mathrm{f}<\mathrm{b}>] \leftarrow 0$ | 1 | None |
| BSF f, b | $[f<b>] \leftarrow 1$ | 1 | None |
| BTFSC f, b | Skip if [f<b>] = 0 | 1,2 | None |
| BTFSS f, b | Skip if [ $\mathrm{f}<\mathrm{b}>$ ] = 1 | 1,2 | None |
| CALL k | Push PC + 1 and GOTO k | 2 | None |
| CLRF f | [f] $\leftarrow 0$ | 1 | Z |
| CLRWDT | Clear watch dog timer | 1 | None |
| COMF f, d | $[f] \leftarrow \mathrm{NOT}(\mathrm{ff})$ | 1 | Z |
| DECF f, d | [Destination] $\leftarrow[f]-1$ | 1 | Z |
| DECFSZ f, d | [Destination] $\leftarrow[f]-1$, skip if the result is zero | 1,2 | None |
| GOTO k | $\mathrm{PC} \leftarrow \mathrm{k}$ | 2 | None |
| HALT | CPU Stop | 1 | None |
| INCF f, d | [Destination] $\leftarrow[f]+1$ | 1 | Z |
| INCFSZ f, d | [Destination] $\leftarrow[\mathrm{f}]+1$, skip if the result is zero | 1, 2 | None |
| IORLW k | $[\mathrm{W}] \leftarrow[\mathrm{W}] / \mathrm{k}$ | 1 | Z |
| IORWF f, d | [Destination] $\leftarrow[\mathrm{W}] \mid[f]$ | 1 | Z |
| MOVFW f | $[\mathrm{W}] \leftarrow[\mathrm{f}]$ | 1 | None |
| MOVLW k | [W] $\leftarrow \mathrm{k}$ | 1 | None |
| MOVWF f | $[\mathrm{f}] \leftarrow[\mathrm{W}]$ | 1 | None |
| NOP | No operation | 1 | None |
| RETFIE | Pop PC and GIE = 1 | 2 | None |
| RETLW k | RETURN and $\mathrm{W}=\mathrm{k}$ | 2 | None |
| RETURN | Pop PC | 2 | None |
| RLF f, d | [Destination<n+1>] $\leftarrow[f<n>]$ | 1 | C, Z |
| RRF f, d | [Destination<n-1>] $\leftarrow[\mathrm{f}<\mathrm{n}>$ ] | 1 | C, Z |
| SLEEP | Stop OSC | 1 | PD |
| SUBLW k | [W] $\leftarrow \mathrm{k}-\mathrm{LW}]$ | 1 | C, DC, Z |
| SUBWF f, d | [Destination] $\leftarrow[\mathrm{ff}]-[\mathrm{W}]$ | 1 | C, DC, Z |
| SUBWFC f, d | [Destination $] \leftarrow[\mathrm{f}]-[\mathrm{W}]-\dot{\mathrm{C}}$ | 1 | C, DC, Z |
| XORLW k | $[\mathrm{W}] \leftarrow[\mathrm{W}]$ XOR k | 1 | Z |
| $\begin{aligned} & \text { XORWF f, d } \\ & \text { TBLP k } \end{aligned}$ | [Destination] $\leftarrow[\mathrm{W}]$ XOR [f] <br> [EADRH,EADRL] $\leftarrow$ EDAH,WORK ( $k$ is const) | $\begin{aligned} & 1 \\ & \left(k^{*} 2\right)+1 \end{aligned}$ | $\left\lvert\, \begin{aligned} & Z \\ & \text { None } \end{aligned}\right.$ |


| Instruction | Operation | Cycle | Flag |
| :--- | :--- | :--- | :--- |
| MOVP $k$ | $[$ EADRH,EADRL $] \rightarrow$ <br> $($ EADRH,EADRL $)+\mathrm{k}$ | EDAH,WORK | $; 2$ |
| None |  |  |  |

- Note
- f: memory address. f may be 00h to 7Fh.
- W: work register.
- k : literal field, constant data or label.
- $d$ : destination select. If $d=0$, store result in $W$. If $d=1$, store result in memory address $f$.
- b: bit select. b may be 0 to 7 .
- [f]: the content of memory address f .
- PC: program counter.
- C: Carry flag.
- DC: Digit carry flag.
- Z: Zero flag.
- PD: power down flag.
- TO: watchdog time out flag.
- WDT: watchdog timer counter.

Instruction Description
The instruction descriptions are sort by alphabetically.

| ADDLW | Add Literal to W |
| :--- | :--- |
| Syntax | ADDLWk <br> $0 \leq \mathrm{k} \leq \mathrm{FFh}$ |
| Operation | $[\mathrm{W}] \leftarrow[\mathrm{W}]+\mathrm{k}$ |
| Flag Affected | $\mathrm{C}, \mathrm{DC}, \mathrm{Z}$ |
| Description | The content of Work register add <br> literal " k " in Work register |
| Cycle | 1 |
| Example: | Before instruction: <br> ADDLW $\quad \mathbf{0 8 h}$ <br>  <br> After instruction: <br> $\mathrm{W}=10 \mathrm{~h}$ |


| ADDPCW | Add W to PC |
| :--- | :--- |
| Syntax | ADDPCW |
| Operation | $[P C] \leftarrow[P C]+1+[\mathrm{W}],[\mathrm{W}]<79 \mathrm{~h}$ |
|  | $[P C] \leftarrow[P C]+1+([\mathrm{W}]-100 \mathrm{~h})$, |
|  | otherwise |


| Flag Affected | None |
| :--- | :--- |
| Description | The relative address PC + 1 + W <br> are loaded into PC. |
| Cycle | 2 |
| Example 1: | Before instruction: |
| ADDPCW | $\mathrm{W}=7 \mathrm{Fh}, \mathrm{PC}=0212 \mathrm{~h}$ |
|  | After instruction: |
|  | $\mathrm{PC}=0292 \mathrm{~h}$ |
| Example 2: | Before instruction: |
| ADDPCW | $\mathrm{W}=80 \mathrm{~h}, \mathrm{PC}=0212 \mathrm{~h}$ |
|  | After instruction: |
|  | PC = 0193h |
| Example 3: | Before instruction: |
| ADDPCW | $\mathrm{W}=$ FEh, PC $=0212 \mathrm{~h}$ |
|  | After instruction: |
|  | PC $=0211 \mathrm{~h}$ |



| BTFSC | Bit Test skip if Clear |
| :---: | :---: |
| Syntax | BTFSCf, b |
|  | $0 \leq f \leq F F h$ |
|  | $0 \leq \mathrm{b} \leq 7$ |
| Operation | Skip if [ $\mathrm{f}<\mathrm{b}>$ ] $=0$ |
| Flag Affected | None |
| Description | If bit ' $b$ ' in [ $f$ ] is 0 , the next fetched instruction is discarded and a NOP is executed instead making it a two-cycle instruction. |
| Cycle | 1, 2 |
| Example: | Before instruction: |
| Node BTFSC FLAG, 2 | PC = address (Node) |
| OP1 | After instruction: |
| OP2 | If $\mathrm{FLAG}<2>=0$ |
|  | $\mathrm{PC}=$ address(0P2) |
|  | If FLAG<2> $=1$ |
|  | $\mathrm{PC}=\operatorname{address}(\mathrm{OP} 1)$ |


| BTFSS | Bit Test skip if Set |
| :---: | :---: |
| Syntax | BTFSSf, b |
|  | $0 \leq f \leq F F h$ |
|  | $0 \leq b \leq 7$ |
| Operation | Skip if [f<b>] = 1 |
| Flag Affected | None |
| Description | If bit 'b' in [f] is 1, the next |
|  | fetched instruction is discarded |
|  | and a NOP is executed instead |
|  | making it a two-cycle instruction. |
| Cycle | 1,2 |
| Example: | Before instruction: |
| Node BTFSS FLAG, 2 | PC = address (Node) |
| OP1 | After instruction: |
| OP2 | If $\mathrm{FLAG}<2>=0$ |
|  | PC = address(OP1) |
|  | If $\mathrm{FLAG}<2>=1$ |
|  | $\mathrm{PC}=\operatorname{address}(\mathrm{OP} 2)$ |


| CALL | Subroutine CALL |
| :--- | :--- |
| Syntax | CALLk <br> $0 \leq \mathrm{k} \leq 1$ FFFh |
| Operation | Push Stack <br> $[$ Top Stack] $\leftarrow \mathrm{PC}+1$ <br> $\mathrm{PC} \leftarrow \mathrm{k}$ |
| None |  |


| CLRF | Clear f |
| :--- | :--- |
| Syntax | CLRF f <br> $0 \leq \mathrm{f} \leq 255$ |
| Operation | $[\mathrm{f} \leftarrow \mathrm{0}$ |
| Flag Affected | None <br> Description <br> address f |
| Cycle | 1 |
| Example: | Before instruction: <br> WORK $=5 \mathrm{Ah}$ |
| CLRF WORK | After instruction: <br> WORK $=00 \mathrm{~h}$ |


| CLRWDT | Clear watch dog timer |
| :--- | :--- |
| Syntax | CLRWDT |
| Operation | Watch dog timer counter will be <br> reset |
| Flag Affected | None <br> CLRWDT instruction will reset <br> watch dog timer counter. |
| Description | 1 |
| Cycle | After instruction: <br> WDT $=0$ |
| Example: |  |


| DECF | Decrement f |
| :---: | :---: |
| Syntax | $\begin{aligned} & \text { DECFf, } d \\ & 0 \leq f \leq 255 \\ & d \in[0,1] \end{aligned}$ |
| Operation | [Destination] $\leftarrow[f]-1$ |
| Flag Affected | Z |
| Description | [f] is decremented. If $d$ is 0 , the result is stored in the W register. If $d$ is 1 , the result is stored back in [f]. |
| Cycle | 1 |
| Example 1: <br> DECF OPERAND,0 | Before instruction: $\mathrm{W}=88 \mathrm{~h}, \text { OPERAND }=23 \mathrm{~h}$ <br> After instruction: $\mathrm{W}=22 \mathrm{~h}, \mathrm{OPERAND}=23 \mathrm{~h}$ |
| Example 2: <br> DECF OPERAND,1 | Before instruction: $\mathrm{W}=88 \mathrm{~h}, \text { OPERAND }=23 \mathrm{~h}$ <br> After instruction: $\mathrm{W}=88 \mathrm{~h}, \text { OPERAND }=22 \mathrm{~h}$ |


| DECFSZ | Decrement $f$, skip if zero |
| :---: | :---: |
| Syntax | $\begin{aligned} & \text { DECFSZf, } d \\ & 0 \leq f \leq F F h \\ & d \in[0,1] \\ & \hline \end{aligned}$ |
| Operation | [Destination] $\leftarrow[f]-1$, skip if the result is zero |
| Flag Affected | None |
| Description | [ f$]$ is decremented. If d is 0 , the result is stored in the W register. If $d$ is 1 , the result is stored back in [f]. <br> If the result is 0 , then the next fetched instruction is discarded and a NOP is executed instead making it a two-cycle instruction. |
| Cycle | 1,2 |
| Example: | Before instruction: |
| Node DECFSZ FLAG, | PC = address (Node) |
|  | After instruction: |
| OP1 | [FLAG] = [FLAG] - 1 |
| OP2 | ```If [FLAG] = 0 PC = address(OP1)``` |
|  | If [FLAG] $\neq 0$ |
|  | PC = address(OP2) |


| GOTO | Unconditional Branch |
| :--- | :--- |
| Syntax | GOTOk <br> $0 \leq \mathrm{k} \leq 1 \mathrm{FFFh}$ |
| Operation | $\mathrm{PC} \leftarrow \mathrm{k}$ |
| Flag Affected | None |
| Description | The immediate address is <br> loaded into PC. |
| Cycle | 2 |
| Example: | After instruction: |
| GOTO THERE | PC $=$ address (THERE) |


| HALT | Stop CPU Core Clock |
| :--- | :--- |
| Syntax | HALT |
| Operation | CPU Stop |
| Flag Affected | None |
| Description | CPU clock is stopped. Oscillator <br> is running. CPU can be waked <br> up by internal and external <br> interrupt sources. |
| Cycle | 1 |


| INCF | Increment f |
| :--- | :--- |
| Syntax | lNCFf, d <br> $0 \leq \mathrm{f} \leq \mathrm{FFh}$ <br> $\mathrm{d} \in[0,1]$ |
| Operation | $[$ Destination $] \leftarrow[f]+1$ |
| Flag Affected | Z |
| Description | $[f]$ is incremented. If d is 0, the |
|  | result is stored in the W register. |
|  | If d is 1, the result is stored back |
| in [f]. |  |


| INCFSZ | Increment f, skip if zero |
| :---: | :---: |
| Syntax | $\begin{aligned} & \text { INCFSZf, } d \\ & 0 \leq f \leq F F h \\ & d \in[0,1] \end{aligned}$ |
| Operation | [Destination] $\leftarrow[f]+1$, skip if the result is zero |
| Flag Affected | None |
| Description | [ $f$ ] is incremented. If $d$ is 0 , the result is stored in the W register. If $d$ is 1 , the result is stored back in [f]. <br> If the result is 0 , then the next fetched instruction is discarded and a NOP is executed instead making it a two-cycle instruction. |
| Cycle | 1,2 |
| Example:Node INCFSZ FLAG, 1OP1 | Before instruction: <br> PC = address (Node) |
|  |  |
|  | After instruction: |
| OP2 | [FLAG] $=[$ FLAG] +1 |
|  | If [FLAG] $=0$ |
|  | PC = address(OP2) |
|  | If [FLAG] $\neq 0$ |
|  | PC = address(OP1) |


| IORLW | Inclusive OR literal with W |
| :--- | :--- |
| Syntax | IORLWk <br> $0 \leq \mathrm{k} \leq \mathrm{FFh}$ |
| Operation | $[\mathrm{W}] \leftarrow[\mathrm{W}] \mid \mathrm{k}$ |
| Flag Affected | Z |
| Description | Inclusive OR the content of the <br>  <br> W register and the eight-bit <br> literal "k". The result is stored in <br> the W register. |
| Cycle | 1 |
| Example: | Before instruction: <br> IORLW85H <br>  <br> After instruction: <br> W = EDh |
|  |  |


| MOVFW | Move f to W |
| :--- | :--- |
| Syntax | MOVFWf <br> $0 \leq \mathrm{f} \leq \mathrm{FFh}$ |
| Operation | $[\mathrm{W}] \leftarrow[\mathrm{f}]$ |
| Flag Affected | None |
| Description | Move data from $[\mathrm{f}]$ to the W <br> register. |
| Cycle | 1 |
| Example: | Before instruction: <br> WOVFWOPERAND <br> MO8h, OPERAND $=23 \mathrm{~h}$ <br> After instruction: <br> $\mathrm{W}=23 \mathrm{~h}, \mathrm{OPERAND}=23 \mathrm{~h}$ |


| IORWF | Inclusive OR W with f | MOVLW | Move literal to W |
| :---: | :---: | :---: | :---: |
| Syntax | $\begin{aligned} & \text { IORWFf, } d \\ & 0 \leq f \leq F F h \\ & d \in[0,1] \end{aligned}$ | Syntax | MOVLWk $0 \leq \mathrm{k} \leq \mathrm{FFh}$ |
|  |  | Operation | [W] $\leftarrow k$ |
| Operation | [Destination] $\leftarrow[\mathrm{W}] \mid[f]$ | Flag Affected | None |
| Flag Affected | Z | Description | Move the eight-bit literal "k" to |
| Description | Inclusive OR the content of the W register and [f]. If d is 0 , the result is stored in the W register. If $d$ is 1 , the result is stored back in [f]. |  | the content of the W register. |
|  |  | Cycle | 1 |
|  |  | Example: MOVLW23H | Before instruction: W = 88h <br> After instruction: |
| Cycle | $1 \longrightarrow$ |  | W = 23h |
| Example: | Before instruction: $\mathrm{W}=88 \mathrm{~h}, \mathrm{OPERAND}=23 \mathrm{~h}$ <br> After instruction: $\mathrm{W}=88 \mathrm{~h}, \mathrm{OPERAND}=\mathrm{ABh}$ |  |  |
| IORWF OPERAND,1 |  |  |  |
|  |  |  |  |


| MOVWF | Move W to f |
| :---: | :---: |
| Syntax | MOVWFf $0 \leq f \leq F F h$ |
| Operation | [f] $\leftarrow$ [W] |
| Flag Affected | None |
| Description | Move data from the W register to [f]. |
| Cycle | 1 |
| Example: MOVWFOPERAND | ```Before instruction: \(W=88 \mathrm{~h}, \mathrm{OPERAND}=23 \mathrm{~h}\) After instruction: \(\mathrm{W}=88 \mathrm{~h}, \mathrm{OPERAND}=88 \mathrm{~h}\)``` |


|  | Return from Interrupt |
| :--- | :--- |
| RETFIE | RETFIE |
| Syntax | $[$ Top Stack] => PC <br> Pop Stack <br> $1=>$ GIE |
| Operation | None |
| Flag Affected | The program counter is loaded <br> from the top stack, then pop <br> stack. Setting the GIE bit <br> enables interrupts. |
| Description | 2 |
| Cycle | After instruction: <br> PC = [Top Stack] <br> GIE = 1 |


| NOP | No Operation | RETLW | Return and move literal to W |
| :---: | :---: | :---: | :---: |
| Syntax | NOP | Syntax | RETLWk |
| Operation | No Operation |  | $0 \leq \mathrm{k} \leq \mathrm{FFh}$ |
| Flag Affected | None | Operation | [W] $\leftarrow \mathrm{k}$ |
| Description | No operation. NOP is used for one instruction cycle delay. |  | $\begin{aligned} & \text { [Top Stack] => PC } \\ & \text { Pop Stack } \end{aligned}$ |
| Cycle | 1 | Flag Affected | None |
|  |  | Description | Move the eight-bit literal " $k$ " to the content of the W register. The program counter is loaded from the top stack, then pop stack. |
|  |  | Cycle | 2 |
|  |  | Example: CALL TABLE | Before instruction: <br> WREG $=0 \times 07$ <br> After instruction: |
|  |  | TABLE <br> ADDWF PC RETLW kO RETLW k1 RETLW kn | WREG = value of k7 |


| Return | Return from Subroutine |
| :--- | :--- |
| Syntax | RETURN |
| Operation | $[$ Top Stack => PC <br> Pop Stack |
| Flag Affected | None |
| Description | The program counter is loaded <br> from the top stack, then pop <br> stack. |
| Cycle | 2 |
| Example: | After instruction: <br> Return |


| RRF | $\left\lvert\, \begin{array}{ll}\text { Rotate right } \\ \text { through Carry }\end{array}\right.$ |
| :---: | :---: |
| Syntax | $\begin{aligned} & R R F f, d \\ & 0 \leq f \leq F F h \\ & d \in[0,1] \end{aligned}$ |
| Operation | $\begin{aligned} & {[\text { Destination }<\mathrm{n}-1>] \leftarrow} \\ & {[\mathrm{f}<\mathrm{n}>]} \\ & {[\text { Destination }<7>]} \\ & \mathrm{C} \\ & \mathrm{C} \leftarrow[\mathrm{f}<7>] \end{aligned}$ |
| Flag Affected | C |
| Description | [f] is rotated one bit to the right through the Carry bit. If $d$ is 0 , the result is stored in the $W$ register. If $d$ is 1 , the result is stored back in [f]. |
| Cycle | 1 |
| Example: <br> RRF OPERAND, 0 | Before instruction: $\begin{aligned} & C=0 \\ & \text { OPERAND }=95 \mathrm{~h} \end{aligned}$ |

After instruction:
$C=1$
$\mathrm{W}=4 \mathrm{Ah}$,
OPERAND $=95 \mathrm{~h}$


| SLEEP | Oscillator stop |
| :--- | :--- |
| Syntax | SLEEP |
| Operation | CPU oscillator is stopped |
| Flag Affected | PD |
| Description | CPU oscillator is stopped. CPU |
|  | can be waked up by external |
|  | interrupt sources. |
| Cycle | 1 |
| Example: | After instruction: |
| SLEEP | PD $=1$ |
|  | TO $=0$ |
|  | If WDT causes wake up, TO = |
|  | 1 |

Please make sure all interrupt flags are cleared before running SLEEP; "NOP" command must follow HALT and SLEEP commands.

|  |  | SUBWF | Subtract W from f |
| :---: | :---: | :---: | :---: |
| SUBLW | Subtract W from literal | Syntax | SUBWFf, d |
| Syntax | SUBLWk $0 \leq \mathrm{k} \leq \mathrm{FFh}$ |  | $\begin{aligned} & 0 \leq f \leq F F h \\ & d \in[0,1] \end{aligned}$ |
| Operation | $[\mathrm{W}] \leftarrow \mathrm{k}-[\mathrm{W}]$ | Operation | [Destination] $\leftarrow[f]-[W]$ |
| Flag Affected | C, DC, Z | Flag Affected | C, DC, Z |
| Description | Subtract the content of the W register from the eight-bit literal " k ". The result is stored in the W register. | Description | Subtract the content of the W register from [ f ]. If d is 0 , the result is stored in the W register. If $d$ is 1 , the result is stored back |
| Cycle | 1 |  | in [f], |
| Example 1: <br> SUBLW 02H | Before instruction: | Cycle | 1 |
|  | W = 01h | Example 1: | Before instruction: |
|  | After instruction: | SUBWF OPERAND, 1 | OPERAND $=33 \mathrm{~h}, \mathrm{~W}=01 \mathrm{~h}$ |
|  | $\mathrm{W}=01 \mathrm{~h}$ |  | After instruction: |
|  | $\mathrm{C}=1$ |  | OPERAND $=32 \mathrm{~h}$ |
|  | $\mathrm{Z}=0$ |  | $\mathrm{C}=1$ |
| Example 2: | Before instruction: |  | Z = 0 |
| SUBLW 02H | $W=02 h$ <br> After instruction: | Example 2: <br> SUBWF OPERAND, 1 | Before instruction:$\text { OPERAND }=01 \mathrm{~h}, \mathrm{~W}=01 \mathrm{~h}$ |
|  |  |  |  |
|  | $\mathrm{W}=00 \mathrm{~h}$ |  | After instruction: |
|  | $\mathrm{C}=1$ |  | OPERAND $=00 \mathrm{~h}$ |
|  | $\mathrm{Z}=1$ |  | $\mathrm{C}=1$ |
| Example 3: <br> SUBLW 02H | Before instruction:W = 03h |  | $\mathrm{Z}=1$ |
|  |  | Example 3: <br> SUBWF OPERAND, 1 | Before instruction: |
|  | After instruction: |  | OPERAND $=04 \mathrm{~h}, \mathrm{~W}=05 \mathrm{~h}$ |
|  | W $=$ FFh |  | After instruction: |
|  |  |  | OPERAND $=$ FFh |
|  | $\mathrm{Z}=0$ |  | $\mathrm{C}=0$ |



## Fortüne

## 21. Package Information

Figure 21-1: LQFP64 Package Outline


MRIATONS (ALL DHENSINS SHOMN IN WM]

| SYMEDL5 | MIN. | MAX. |
| :---: | :---: | :---: |
| A | -- | 1.60 |
| A1 | 0.05 | 0.15 |
| A2 | 1.35 | 1.45 |
| b | 0.17 | 0.27 |
| c1 | 0.09 | 0.16 |
| D | 12.00 BSC |  |
| D1 | 10.00 ESC |  |
| E | 12.00 ESC |  |
| E1 | 10.00 ESC |  |
| e | 0.50 BSC |  |
| L | 0.45 | 0.75 |
| L1 | 1.DO R.EF |  |

NOTES:
1.JEDEC DUTLINE:MS-D26 BCD
2. DIWENSIGNS D1 AND E1 DO NOT INELUDE MOLD PROTRUSIIN. ALLOWAELE PROTRUSION IG 0.25 mm PER SIDE. D1 AND E1 ARE h/AXIWUMM PLASTE EDCT SIZE DIMENSIDNS INELLIING WOLD MISHATCH.
3. DIMENSION b DOES NOT INCLLDE DAMEAR PROTRUSION, ALLOWABEE DAMBAR PROTRUSION SHA, $\perp$ NOT CAUSE THE LEAD MDTH TO EXCEED THE MAXIMUMM D DIWENSION BY WORE THAN D. 08 mm
22. Appendix

1. $\operatorname{VDD}(\mathrm{V})$ v.s. $\operatorname{VGG}(\mathrm{V})$

Temp $=25^{\circ} \mathrm{C}$, VGG Capacitor= $10 \mu \mathrm{~F}$, Charge pump Capacitor $\mathrm{CA}-\mathrm{CB}=10 \mu \mathrm{~F}$, VDDA and VS(no loading)

2. VDDALoad(mA) v.s. VGG(V)

Temp $=25^{\circ} \mathrm{C}$, VGG Capacitor $=10 \mu \mathrm{~F}$, Charge pump Capacitor $\mathrm{CA}-\mathrm{CB}=10 \mu \mathrm{~F}$


## 23. Revision History

| Ver. | Date | Page | Description |
| :---: | :---: | :---: | :--- |
| 1.0 | $2008 / 12 / 10$ | All | Officially released version 1.0. |
| 1.1 | $2011 / 07 / 21$ | 12 | Revise Electrical Characteristics input offset TYP $: 1.5 \mathrm{mV}$ |
| 1.2 | $2014 / 01 / 14$ | 12,13 | Revise OPAMP Characteristics |
| 1.3 | $2014 / 05 / 22$ | 2 | Revised company address |


[^0]:    ${ }^{1}$ The input of ADC Low Pass Filter is FTIN, and the output is FTB

