


**Features**

- 650V, 7A
- $R_{DS(ON)} = 1.4\Omega$  (Max.) @  $V_{GS} = 10V, I_D = 3.5A$
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- RoHS and Halogen-Free Compliant


**Application**

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)

**Package**



**WFD7N65LFS**



**Absolute Maximum Ratings**  $T_C=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Max.	Units
$V_{DSS}$	Drain-Source Voltage	650	V
$V_{GSS}$	Gate-Source Voltage	$\pm 30$	V
$I_D$	Continuous Drain Current <sup>note5</sup>	7	A
	$T_C = 25^\circ\text{C}$		
$I_{DM}$	Pulsed Drain Current <sup>note3</sup>	28	A
$P_D$	Power Dissipation <sup>note2</sup>	34.5	W
	$T_C = 25^\circ\text{C}$		
$E_{AS}$	Single Pulse Avalanche Energy <sup>note3,6</sup>	432	mJ
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient <sup>note1,4</sup>	62.5	$^\circ\text{C}/\text{W}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$

**Electrical Characteristics**  $T_C=25^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristic</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	650	-	-	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS} = 650V, V_{GS} = 0V$	-	-	1	$\mu A$
$I_{GSS}$	Gate to Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 30V$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2	-	4	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10V, I_D = 3.5A$	-	1.2	1.4	$\Omega$
$R_g$	Gate Resistance	$f = 1.0MHz$	-	1.37	-	$\Omega$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0MHz$	-	1038	-	pF
$C_{oss}$	Output Capacitance		-	106	-	pF
$C_{riss}$	Reverse Transfer Capacitance		-	15.3	-	pF
<b>Switching Characteristics</b>						
$Q_g$	Total Gate Charge	$V_{DS} = 520V, I_D = 10A,$ $V_{GS} = 7V$	-	32	-	nC
$Q_{gs}$	Gate-Source Charge		-	6.5	-	
$Q_{gd}$	Gate-Drain("Miller") Charge		-	10.5	-	
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 310V, I_D = 7A,$ $R_G = 4.7\Omega, V_{GS} = 10V$	-	11	-	ns
$t_r$	Turn-On Rise Time		-	17	-	
$t_{d(off)}$	Turn-Off Delay Time		-	30	-	
$t_f$	Turn-Off Fall Time		-	31	-	
<b>Diode Characteristics</b>						
$V_{SD}$	Diode Forward Voltage <sup>note3</sup>	$I_S = 7A, V_{GS} = 0V$	-	-	1.4	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 7A, V_{GS} = 0V$ $dI_{SD}/dt = 100A/\mu s$	-	411	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	2.7	-	nC

## Notes:

- The value of  $R_{\theta JC}$  is measured in a still air environment with  $T_A = 25^{\circ}\text{C}$  and the maximum allowed junction temperature of  $150^{\circ}\text{C}$ . The value in any given application depends on the user's specific board design.
- The power dissipation  $P_D$  is based on  $T_{J(MAX)} = 150^{\circ}\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- Single pulse width limited by junction temperature  $T_{J(MAX)} = 150^{\circ}\text{C}$ .
- The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- The maximum current rating is package limited.
- The EAS data shows Max. rating. The test condition is  $V_{DS} = 100V, V_{GS} = 10V, L = 10mH$

### Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Body Diode Forward Voltage vs Source Current and Temperature




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. Normalized On Resistance vs Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. On-Resistance vs Gate Voltage




Figure 8. Maximum Safe Operating Area




Figure 9. Total Power Dissipation




Figure 10. Normalized Breakdown Voltage vs Junction Temperature





Figure 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**TO-252 Package Mechanical Data**



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

**NOTE:**

- 1.We strongly recommend customers check carefully on the trademark when buying our product, if there is any question, please don't be hesitate to contact us.
- 2.Please do not exceed the absolute maximum ratings of the device when circuit designing.
- 3.Winsemi Microelectronics Co., Ltd reserved the right to make changes in this specification sheet and is subject to change without prior notice.

**CONTACT:**

WINSEMI Microelectronics Co., Ltd.

ADD:Room 1002, East, Phase 2, HighTech Plaza,Tian-An Cyber Park,Che gong miao, FuTian, Shenzhen, P.R. China.

Post Code : 518040

Tel : +86-755-8250 6288

FAX : +86-755-8250 6299

Web Site : [www.winsemi.com](http://www.winsemi.com)