


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	100V
$R_{DS(on)}$ (MAX.)	50m Ω
I_D	7A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	I_D	7	A
	$T_A = 100\text{ }^\circ\text{C}$		5	
Pulsed Drain Current ¹		I_{DM}	28	
Avalanche Current		I_{AS}	15	
Avalanche Energy	$L = 0.1\text{mH}$, $I_D = 15\text{A}$, $R_G = 25\Omega$	E_{AS}	11.25	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	5.62	
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	P_D	2.5	W
	$T_A = 100\text{ }^\circ\text{C}$		1	
Operating Junction & Storage Temperature Range		T_{j} , T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		25	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.7	3.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	μA
		V _{DS} = 70V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	7			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 7A		43	50	mΩ
		V _{GS} = 5V, I _D = 4A		55	70	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 7A		28		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		2780		pF
Output Capacitance	C _{oss}			105		
Reverse Transfer Capacitance	C _{rss}			90		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.0		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 50V, V _{GS} = 10V, I _D = 7A		55		nC
Gate-Source Charge ^{1,2}	Q _{gs}			9.8		
Gate-Drain Charge ^{1,2}	Q _{gd}			10		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 50V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		12		nS
Rise Time ^{1,2}	t _r			100		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			60		
Fall Time ^{1,2}	t _f			80		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_c = 25 °C)						
Continuous Current	I _S				2.3	A
Pulsed Current ³	I _{SM}				9.2	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	I _F = 10A, dI _F /dt = 100A / μS		80		nS
Reverse Recovery Charge	Q _{rr}				260	


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB50N10G for SOP-8



Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°



TYPICAL CHARACTERISTICS

