


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	Q1	Q2
BVDSS	30V	30V
$R_{DS(on) (MAX.)}@V_{GS}=10V$	6.6m $\Omega$	2.4m $\Omega$
$R_{DS(on) (MAX.)}@V_{GS}=4.5V$	8.8m $\Omega$	3.4m $\Omega$
$I_D @T_C=25^\circ C$	47.0A	93.0A
$I_D @T_A=25^\circ C$	16.0A	27.0A

• Pin Description:



Dual N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

•ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ C$  Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		Q1	Q2		
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V	
Continuous Drain Current	$I_D$	$T_C = 25^\circ C$	47	93	A
		$T_C = 100^\circ C$	29	59	
Continuous Drain Current	$I_D$	$T_A = 25^\circ C$	16	27	
		$T_A = 70^\circ C$	13	22	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	77	158		
Avalanche Current	$I_{AS}$	34	65		
Avalanche Energy	EAS	L = 0.1mH	57.8	211.3	mJ
Repetitive Avalanche Energy <sup>2</sup>		L = 0.05mH	28.9	105.6	
Power Dissipation	$P_D$	$T_C = 25^\circ C$	25	35.7	W
		$T_C = 100^\circ C$	10	14.3	
Power Dissipation	$P_D$	$T_A = 25^\circ C$	3.1	3.1	W
		$T_A = 70^\circ C$	2	2	
Operating Junction & Storage Temperature Range	$T_{j}, T_{stg}$	-55 to 150		$^\circ C$	

• 100% UIS testing in condition of  $V_D=15V, L=0.1mH, V_G=10V, I_L=21A$ , Rated  $V_{DS}=30V$  N-CH\_Q1

• 100% UIS testing in condition of  $V_D=15V, L=0.1mH, V_G=10V, I_L=39A$ , Rated  $V_{DS}=30V$  N-CH\_Q2

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM		UNIT
			Q1	Q2	
Junction-to-Case	$R_{\theta JC}$		5	3.5	$^\circ C/W$
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$	$t \leq 10s$	40	40	
		Steady-State	65	65	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle < 1%

<sup>3</sup>65 $^\circ C$  / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

<sup>4</sup>Guarantee by Engineering test

**▪ Q1\_ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage <sup>4</sup>	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250uA	30			V
Gate Threshold Voltage <sup>4</sup>	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250uA	1.2	1.6	2.5	
Gate-Body Leakage <sup>4</sup>	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current <sup>4</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V			1	uA
		V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			25	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	47			A
Drain-Source On-State Resistance <sup>1,4</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		5.5	6.6	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A		7	8.8	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 20A		48		S
<b>DYNAMIC</b>						
Input Capacitance <sup>5</sup>	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		1033		pF
Output Capacitance <sup>5</sup>	C <sub>oss</sub>			155		
Reverse Transfer Capacitance <sup>5</sup>	C <sub>rss</sub>			99		
Gate Resistance <sup>4,5</sup>	R <sub>g</sub>	f = 1MHz		0.6	1.2	Ω
Total Gate Charge <sup>1,2,5</sup>	Q <sub>g</sub> (V <sub>GS</sub> =10V)	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		19.0		nC
	Q <sub>g</sub> (V <sub>GS</sub> =4.5V)			9.7		
Gate-Source Charge <sup>1,2,5</sup>	Q <sub>gs</sub>			2.6		
Gate-Drain Charge <sup>1,2,5</sup>	Q <sub>gd</sub>			4.2		
Turn-On Delay Time <sup>1,2,5</sup>	t <sub>d(on)</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 5A, R <sub>g</sub> = 6Ω		6.4		nS
Rise Time <sup>1,2,5</sup>	t <sub>r</sub>			11.1		
Turn-Off Delay Time <sup>1,2,5</sup>	t <sub>d(off)</sub>			14.6		
Fall Time <sup>1,2,5</sup>	t <sub>f</sub>			1.8		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Continuous Current	I <sub>S</sub>				47	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>				77	
Forward Voltage <sup>1,4</sup>	V <sub>SD</sub>	I <sub>F</sub> = 20A, V <sub>GS</sub> = 0V			1.2	V
Reverse Recovery Time <sup>5</sup>	t <sub>rr</sub>	I <sub>F</sub> = 20A, dI <sub>F</sub> /dt = 400A / uS		7.8		nS
Peak Reverse Recovery Current <sup>5</sup>	I <sub>RM(REC)</sub>			2.24		A
Reverse Recovery Charge <sup>5</sup>	Q <sub>rr</sub>			9.2		nC

<sup>1</sup>Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

<sup>4</sup>Guarantee by FT test Item


<sup>5</sup>Guarantee by Engineering test

**EMC will review datasheet by quarter, and update new version.**


▪Q1\_TYPICAL CHARACTERISTICS




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance Variation with Drain Current and Gate Voltage**




**Fig.3 Normalized On-Resistance v.s. Junction Temperature**




**Fig.4 On-Resistance v.s. Gate Voltage**




**Fig.5 Forward Characteristic of Reverse Diode**




**Fig.6 Transfer Characteristics**




**Fig. 7 Gate Charge Characteristics**




**Fig.8 Typical Capacitance Characteristics**



**Fig 9. Maximum Safe Operating Area**



**Fig 10. Single Pulse Maximum Power Dissipation**



**Fig 11. Effective Transient Thermal Impedance**



▪ Q2\_ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage <sup>4</sup>	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250uA	30			V
Gate Threshold Voltage <sup>4</sup>	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250uA	1.2	1.6	2.5	
Gate-Body Leakage <sup>4</sup>	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current <sup>4</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V			1	uA
		V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			25	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	93			A
Drain-Source On-State Resistance <sup>1,4</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		1.9	2.4	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A		2.6	3.4	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 20A		72		S
<b>DYNAMIC</b>						
Input Capacitance <sup>5</sup>	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		3029		pF
Output Capacitance <sup>5</sup>	C <sub>oss</sub>			421		
Reverse Transfer Capacitance <sup>5</sup>	C <sub>rss</sub>			299		
Gate Resistance <sup>4,5</sup>	R <sub>g</sub>	f = 1MHz		1.4	2.8	Ω
Total Gate Charge <sup>1,2,5</sup>	Q <sub>g</sub> (V <sub>GS</sub> =10V)	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		63.9		nC
	Q <sub>g</sub> (V <sub>GS</sub> =4.5V)			32.9		
Gate-Source Charge <sup>1,2,5</sup>	Q <sub>gs</sub>			6.0		
Gate-Drain Charge <sup>1,2,5</sup>	Q <sub>gd</sub>			14.7		
Turn-On Delay Time <sup>1,2,5</sup>	t <sub>d(on)</sub>		V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 5A, R <sub>g</sub> = 6Ω		10.0	
Rise Time <sup>1,2,5</sup>	t <sub>r</sub>			15.4		
Turn-Off Delay Time <sup>1,2,5</sup>	t <sub>d(off)</sub>			14.6		
Fall Time <sup>1,2,5</sup>	t <sub>f</sub>			1.8		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Continuous Current	I <sub>S</sub>				93	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>				158	
Forward Voltage <sup>1,4</sup>	V <sub>SD</sub>	I <sub>F</sub> = 20A, V <sub>GS</sub> = 0V			1.2	V
Reverse Recovery Time <sup>5</sup>	t <sub>rr</sub>	I <sub>F</sub> = 20A, dI <sub>F</sub> /dt = 400A / uS		17.8		nS
Peak Reverse Recovery Current <sup>5</sup>	I <sub>RM(REC)</sub>			2.80		A
Reverse Recovery Charge <sup>5</sup>	Q <sub>rr</sub>			26.3		nC

<sup>1</sup> Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

<sup>2</sup> Independent of operating temperature.

<sup>3</sup> Pulse width limited by maximum junction temperature.

<sup>4</sup> Guarantee by FT test Item

<sup>5</sup> Guarantee by Engineering test

**EMC will review datasheet by quarter, and update new version.**

▪Q2\_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode








Fig.6 Transfer Characteristics




**Fig.7 Gate Charge Characteristics**

**Fig.8 Typical Capacitance Characteristics**



**Fig.9. Maximum Safe Operating Area**

**Fig.10. Single Pulse Maximum Power Dissipation**



**Fig.11. Effective Transient Thermal Impedance**

**Ordering & Marking Information:**

Device Name: EMP19K03HPC for Asymmetric Dual EDFN5X6 (EDFN 5x6\_ASYM)



P19K03S: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.


**Outline Drawing**



Dimension	A	A1	b	c	D	D2	D3	D4	E	E1	E2	E3	E4
Min.	0.85	0	0.35	0.15	4.8	4.3	1.995	0.835	5.55	5.9	1.95	0.3	1.025
Typ.	0.9		0.4	0.2	5	4.5	2.105	0.885	5.55	6.05	2.1	0.45	1.175
Max.	1	0.05	0.48	0.28	5.2	4.7	2.255	1.3	5.85	6.2	2.5	0.6	1.325


Dimension	E5	e	L	L1	L2	L3	L4	L5	F	$\theta$
Min.	0.375		0.35	-	1	0.2	1.3	0.575		0°
Typ.	0.525	1.27	0.45		1.1	0.3	1.4	0.675	45°	
Max.	0.675		0.55	0.15	1.575	0.4	1.5	0.775		14°

**Footprint**





◆ **Tape&Reel Information:2500pcs/Reel**  
 (Dimension in millimeter)



產品別	EDFN 5x6
Reel尺寸	13"
編帶方式	FEED DIRECTION 
前空格	25
後空格	50
裝箱數	
滿捲數量	2.5K
捲/內盒比	01:01
內盒滿箱數	2.5K
內/外箱比	10:01
外箱滿箱數	25K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Johnson	Sam	2020/7/8
A.0	Adjust Junction-to-Case data	Johnson	Sam	2020/8/12