





- ▼ Simple Drive Requirement
- ▼ Small Size & Lower Profile
- ▼ RoHS Compliant & Halogen-Free



$BV_{DSS}$	-100V
$R_{DS(ON)}$	135mΩ



## Description

AP10P135 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 3x3 package is special for voltage conversion application using standard infrared reflow technique with the backside heat sink to achieve the good thermal performance.

## Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-100	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}$	-9.5	A
$I_D @ T_A = 25^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS} @ 10\text{V}$	-3.4	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS} @ 10\text{V}$	-2.7	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	-13.6	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation	3.13	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>4</sup>	12.5	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-c}$	Maximum Thermal Resistance, Junction-case	5	°C/W
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	40	°C/W



### Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-3\text{A}$	-	-	135	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-2\text{A}$	-	-	150	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.3	-	-3	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-3\text{A}$	-	13	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-25	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_{\text{D}}=-2\text{A}$	-	29	46.4	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-50\text{V}$	-	6	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge		-	5	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=-50\text{V}$	-	12	-	ns
$t_r$	Rise Time		-	5	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	42	-	ns
$t_f$	Fall Time		-	15	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	1625	2600	pF
$C_{\text{oss}}$	Output Capacitance		-	60	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	50	-	pF
$R_g$	Gate Resistance	$f=1.0\text{MHz}$	-	6.3	12.6	$\Omega$

### Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=-2.4\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.3	V
$t_{\text{rr}}$	Reverse Recovery Time	$I_{\text{S}}=-2\text{A}, V_{\text{GS}}=0\text{V}$	-	25	-	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		-	26	-	nC

### Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> 2oz copper pad of FR4 board, t <10sec ; 210°C/W when mounted on min. copper pad.
- 4.Starting  $T_j=25^\circ\text{C}$  ,  $V_{\text{DD}}=-50\text{V}$  ,  $L=1\text{mH}$  ,  $R_{\text{G}}=25\Omega$

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode







Fig 6. Gate Threshold Voltage v.s. Junction Temperature




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**



**Fig 11. Transfer Characteristics**



**Fig 12. Drain Current v.s. Ambient Temperature**




Fig 13. Normalized  $BV_{DSS}$  v.s. Junction




Fig 14. Total Power Dissipation





Fig 15. Typ. Drain-Source on State  
Resistance



**AP10P135YT**

## **MARKING INFORMATION**



Part Number

Date Code (YWWSSS)

Y : Last Digit Of The Year

WW : Week

SSS : Sequence