

XC9268 Series

36V Operation 600mA Synchronous Step-Down DC/DC Converters

ETR05071-003

■ GENERAL DESCRIPTION

The XC9268 series are 36V operation synchronous step-down DC/DC converter ICs with a built-in P-channel MOS driver transistor and N-channel MOS switching transistor. The XC9268 series has operating voltage range of 3.0V~36.0V and high-efficiency power supply up to an output current of 600mA. Low ESR capacitors such as ceramic capacitors can be used for the load capacitor (CL). A 0.75V reference voltage source is incorporated in the IC, and the output voltage can be set to a value from 1.0V to 25.0V using external resistors (RFB1, RFB2).

1.2MHz or 2.2MHz can be selected for the switching frequency. In automatic PWM/PFM control, the IC operates by PFM control when the load is light to achieve high efficiency over the full load range from light to heavy.

The soft-start time is internally set to 2.0ms (TYP.), but can be adjusted to set a longer time using an external resistor and capacitor. With the built-in UVLO function, the driver transistor is forced OFF when input voltage becomes 2.7V or lower.

The output state can be monitored using the power good function.

Internal protection circuits include over current protection and thermal shutdown circuits to enable safe use.

APPLICATIONS

- Electric Meter
- Gas Detector
- Various Sensor
- Industrial Equipment
- Home appliance

■FEATURES

Input Voltage Range 3.0 ~ 36V (Absolute Max 40V

Output Voltage Range 1.0 ~ 25V FB Voltage 0.75V ± 1.5% Oscillation Frequency 1.2MHz, 2.2MHz

Output Current 600mA

Quiescent Current 12.5µA (1.2MHz)

13.5µA (2.2MHz)

Control Methods PWM/PFM Auto

Efficiency 83%@12V→5V、1mA

Soft-start Time Adjustable by RC

Protection Circuits Over Current Protection

Thermal Shutdown

Output Capacitor Ceramic Capacitor -40°C ~ 105°C

Operating Ambient Temperature

SOT-89-5 (Without Power Good) **Packages**

USP-6C (With Power Good)


Environmentally Friendly EU RoHS Compliant, Pb Free


■TYPICAL APPLICATION CIRCUIT

■TYPICAL CHARACTERISTICS


XC9268B75Cxx

(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1.2MHz)





■BLOCK DIAGRAM



*Diodes inside the circuit are an ESD protection diodes and a parasitic diodes.

■PRODUCT CLASSIFICATION

Ordering Information

XC9268①②③④⑤⑥-⑦(*1) PWM/PFM Auto


DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
1)	Туре	В	Refer to Selection Guide
23	FB Voltage	75	0.75V
4)	Oscillation Frequency	С	1.2MHz
4		D	2.2MHz
56-7	Daalaasaa	PR-G ^(*1)	SOT-89-5 (1,000pcs/Reel)
3.6-7	Packages	ER-G ^(*1)	USP-6C (3,000pcs/Reel)

^(*1) The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

Selection Guide

• ociconon Guide	B TYPE			
FUNCTION	SOT-89-5	USP-6C		
Chip Enable	Yes	Yes		
UVLO	Yes	Yes		
Thermal Shutdown	Yes	Yes		
Soft Start	Yes	Yes		
Power-Good	-	Yes		
Current Limiter (Automatic Recovery)	Yes	Yes		

■PIN CONFIGURATION



^{*} The dissipation pad for the USP-6C package should be solder-plated in recommended mount pattern and metal masking so as to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the GND (No. 2) pin.

■ PIN ASSIGNMENT

PIN NI	JMBER	PIN NAME	FUNCTION
SOT-89-5	USP-6C	PIN NAIVIE	FUNCTION
1	1	Lx	Switching Output
2	2	GND	Ground
3	3	FB	Output Voltage Sense
-	4	PG	Power-good Output
4	5	EN/SS	Enable Soft-start
5	6	Vin	Power Input

■FUNCTION CHART

PIN NAME	SIGNAL	STATUS
L		Stand-by
EN/SS	Н	Active
	OPEN	Undefined State ^(*1)

^(*1) Please do not leave the EN/SS pin open. Each should have a certain voltage

PIN NAME	CON	CONDITION		
	V _{FB} > V _{PGDET}		H (High impedance)	
	PG EN/SS = H	$V_{FB} \leq V_{PGDET}$	L (Low impedance)	
PG		Thermal Shutdown	L (Low impedance)	
		UVLO	UVLO (V _{IN} < V _{UVLOD})	Undefined State
	EN/SS = L Stand-by		L (Low impedance)	

■ ABSOLUTE MAXIMUM RATINGS

Ta=25°C

PARAN	PARAMETER		RATINGS	UNITS	
V _{IN} Pin	Voltage	VIN	-0.3 ~ 40	V	
EN/SS Pi	n Voltage	V _{EN/SS}	-0.3 ~ 40	V	
FB Pin	Voltage	V _{FB}	-0.3 ~ 6.2	V	
PG Pin V	′oltage ^(*1)	V_{PG}	-0.3 ~ 6.2	V	
PG Pin (PG Pin Current ^(*1)		8	mA	
Lx Pin \	Lx Pin Voltage		-0.3 ~ V _{IN} + 0.3 or 40 ^(*2)	V	
Lx Pin (Current	I _{Lx}	1800	mA	
Power	SOT-89-5	D.I	1750 (JESD51-7 board) ^(*4)	m\/\	
Dissipation	USP-6C(DAF)	Pd	1250 (JESD51-7 board) (*4)	mW	
Surge Voltage		V_{SURGE}	46(*3)	V	
Operating Ambient Temperature		Topr	-40 ~ 105	°C	
Storage Te	emperature	Tstg	-55 ~ 125	°C	

^{*} All voltages are described based on the GND pin.

^(*1) For the USP-6C Package only.

 $[\]ensuremath{^{(^{+}2)}}$ The maximum value should be either $V_{\text{IN}}\text{+}0.3V$ or 40V in the lowest.

^(*3) Applied Time≦400ms

^(*4) The power dissipation figure shown is PCB mounted and is for reference only. Please refer to PACKAGING INFORMATION for the mounting condition.

■ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	CIRCUIT
TAIVAIVIETEIX	STIVIDOL			IVIIIN.	TIF.	IVI/A/A.	CIVIT	Silvoon
FB Voltage	V _{FBE}	V _{FB} =0.739V→0.761V, V _{FB} Voltage when Lx pin vol from "H" level to "L" level	tage changes	0.739	0.750	0.761	V	2
Setting Output Voltage Range (*1)	V _{OUTSET}	-		1	-	25	V	-
Operating Input Voltage Range ^(*1)	Vin	-		3	-	36	V	-
UVLO Detect Voltage	Vuvlod	V _{EN/SS} =12V,V _{IN} :2.8V→2.6V,' V _{IN} Voltage which Lx pin vol "H" level		2.6	2.7	2.8	V	2
UVLO Release Voltage	Vuvlor	V _{EN/SS} =12V,V _{IN} :2.7V→2.9V,' V _{IN} Voltage which Lx pin vol "L" level		2.7	2.8	2.9	V	2
Quiescent Current	Iq	V _{FB} =0.825V	XC9268B75C	-	12.5	21.0	μA	4
Quicocont ourient	ıq	VFB-0.023V	XC9268B75D	-	13.5	22.0	μΛ	
Stand-by Current	I _{STBY}	V _{IN} =12V, V _{EN/SS} =V _{FB} =0V		-	1.65	2.50	μA	4
Oscillation Frequency fosc	fosc	Connected to external components, Iouт=200mA	XC9268B75C	1.098	1.200	1.302	MHz	1)
	1000		XC9268B75D	2.013	2.200	2.387		0
Minimum On Time	t _{ONMIN}	Connected to external comp	onents	-	85 ^(*2)	-	ns	1
Minimum Duty Cycle	D _{MIN}	V _{FB} =0.825V		-	-	0	%	2
Maximum Duty Cycle	D _{MAX}	V _{FB} =0.675V		100	-	-	%	2
Lx SW "H" On Resistance	R_{LxH}	V _{FB} =0.675V, I _{Lx} =200mA		-	1.20	1.38	Ω	(5)
Lx SW "L" On Resistance	R _{LxL}			-	0.60	ı	Ω	5
High side Current Limit	Ішмн	V _{FB} =V _{FBE} ×0.98		1.00	1.30	ı	А	5
Internal Soft-Start Time	tss1	V _{FB} =0.675V		1.6	2.0	2.4	ms	2
External Soft-Start Time	tss2	V _{FB} =0.675V R _{SS} =430KΩ, C _{SS} =0.47μF		21	26	33	ms	3
PFM Switch Current	IPFM	Connected to external components, V _{IN} =V _{EN/SS} =12V, I _{OUT} =1mA		-	400	-	mA	1
L #inio = 2 (*5)		Connected to external components,	XC9268B75C	-	83	-	%	1
Efficiency (*5)	EFFI	V _{IN} =12V, V _{OUT} =5V, I _{OUT} =1mA	XC9268B75D	-	80	1	%	1
FB Voltage Temperature Characteristics	ΔV _{FB} / (ΔT _{opr} • V _{FBE})	-40°C≦T _{opr} ≦105°C		-	±100	-	ppm/°C	2

Test Condition: Unless otherwise stated, V_{IN}=12V, V_{EN/SS}=12V

Peripheral parts connection conditions : L=6.8 μ H, R_{FB1}=680k Ω , R_{FB2}=120k Ω , C_L=10 μ F×2, C_{IN}=2.2 μ F

 $^{^{({}^{\}star}1)}$ Please use within the range of Vout/Vin \geq tonmin[ns] \times fosc[MHz] \times 10-3

^(*2)Design reference value. This parameter is provided only for reference.

^(*3)Current limit denotes the level of detection at peak of coil current.

^(*4)For the USP-6C Package only.

■ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
PG detect voltage (*4)	VPGDET	V_{FB} =0.712V \rightarrow 0.638V, R_{PG} :100k Ω pull-up to 5V V_{FB} Voltage when PG pin voltage changes from"H" level to "L" level		0.675	0.712	V	(5)
PG Output voltage (*4)	V _{PG}	V _{FB} =0.6V, I _{PG} =1mA	-	-	0.3	٧	2
FB "H" Current	I _{FBH}	V _{IN} =V _{EN/SS} =36V, V _{FB} =3.0V	-0.1	-	0.1	μA	4
FB "L" Current	I _{FBL}	V _{IN} =V _{EN/SS} =36V, V _{FB} =0V	-0.1	-	0.1	μA	4
EN/SS "H" Voltage	V _{EN/SSH}	V _{EN/SS} =0.3V→2.5V, V _{FB} =0.71V V _{EN/SS} Voltage when Lx pin voltage changes from "L" level to "H" level	2.5	-	36	V	2
EN/SS "L" Voltage	V _{EN/SSL}	V _{EN/SS} =2.5V→0.3V, V _{FB} =0.71V V _{EN/SS} Voltage when Lx pin voltage changes from "H" level to "L" level		-	0.3	V	2
EN/SS "H" Current	I _{EN/SSH}	V _{IN} =V _{EN/SS} =36V, V _{FB} =0.825V	-	0.1	0.3	μA	4
EN/SS "L" Current	I _{EN/SSL}	V _{IN} =36V, V _{EN/SS} =0V, V _{FB} =0.825V	-0.1	-	0.1	μA	4
Thermal Shutdown Temperature	T _{TSD}	Junction Temperature	-	150	-	°C	-
Hysteresis Width	T _H YS	Junction Temperature	-	25	-	°C	-


Test Condition: Unless otherwise stated, V_{IN}=12V, V_{EN/SS}=12V

Peripheral parts connection conditions : L=6.8 μ H, R_{FB1}=680k Ω , R_{FB2}=120k Ω , C_L=10 μ F×2, C_{IN}=2.2 μ F


(*4) For the USP-6C Package only.

■TEST CIRCUITS


CIRCUIT(1)



CIRCUIT②




CIRCUIT®




* PG Pin is USP-6C Package only.

■TEST CIRCUITS

CIRCUIT4




CIRCUIT®



* PG Pin is USP-6C Package only.

■TYPICAL APPLICATION CIRCUIT



<Inductance value setting>

For the XC9268 Series, operation is optimized by setting the following inductance value according to the set frequency and setting output voltage.

foscset: Frequency setting , Voutset: Output voltage setting

[Typical Examples]

	f _{OSCSET}	conditions	MANUFACTURER	PRODUCT NUMBER	VALUE		
			TDK	CLF5030NIT-3R3N			
			Coilcraft	XEL4030-332ME			
		1V <v<sub>OUTSET≦2V</v<sub>	Taiyo Yuden	NRS4018T3R3MDGJ	3.3µH		
			Tokyo Coil	SHP0420P-F3R3NAP			
			TDK	CLF5030NIT-4R7N			
			Coilcraft	XEL4030-472ME			
		2V <v<sub>OUTSET≦3.3V</v<sub>	Taiyo Yuden	NRS5024T4R7MMGJ	4.7µH		
	1.2MHz		Tokyo Coil	SHP0530P-F4R7AP	ı		
			TDK	CLF5030NIT-6R8N			
			Coilcraft	XEL4030-682ME			
		3.3V <v<sub>OUTSET≦6V</v<sub>	Taiyo Yuden	NRS5024T6R8MMGJ	6.8µH		
				 			
			Tokyo Coil	SHP0530P-F6R8AP			
		014 014 60514	TDK	CLF5030NIT-100N	40.11		
		6V <v<sub>OUTSET≦25V 1V<v<sub>OUTSET≦2V 2V<v<sub>OUTSET≦3.3V</v<sub></v<sub></v<sub>	Taiyo Yuden	NRS5040T100MMGJ	10μH		
L			Tokyo Coil	SHP0530P-F100AP			
			TDK	CLF5030NIT-1R5N	4		
			Coilcraft	XEL4030-152ME	1.5µH		
			Taiyo Yuden	NRS4018T1R5NDGJ			
			Tokyo Coil	SHP0420P-F1R6NAP	1.6µH		
			TDK	CLF5030NIT-2R2N	2.2µH		
	2.2MHz		Coilcraft Taiyo Yuden	XEL4030-222ME NRS4018T2R2MDGJ			
			Tokyo Coil	SHP0420P-F2R2NAP			
			TDK	CLF5030NIT-3R3N			
			Coilcraft	XEL4030-332ME			
		3.3V <v<sub>OUTSET≦6V</v<sub>	Taiyo Yuden	NRS4018T3R3MDGJ	3.3µH		
			Tokyo Coil	SHP0420P-F3R3NAP			
			TDK	CLF5030NIT-4R7N			
			Coilcraft	XEL4030-472ME			
		6V <v<sub>OUTSET≦25V</v<sub>	Taiyo Yuden	NRS5024T4R7MMGJ	4.7µH		
			Tokyo Coil	SHP0530P-F4R7AP			
	4.01	V _{IN} <20V	TDK	C2012X6S1H475K125AC	4.7µF/50V		
0	1.2MHz	V _{IN} ≧20V	TDK	C2012X6S1H475K125AC	4.7µF/50V 2parallel		
C_{IN}	2 2141.1~	V _{IN} <20V	TDK	C2012X7R1H225K125AC	2.2µF/50V		
	2.2MHz	V _{IN} ≧20V	TDK	C2012X7R1H225K125AC	2.2µF/50V 2parallel		
<u>-</u>				C2012X7R1A106K125AC	10μF/10V 2parallel		
C_L	-	-	TDK	C3216X7R1E106K160AB	10µF/25V 2parallel		
				C3225X7R1H106M250AC	10µF/50V 2parallel		

■TYPICAL APPLICATION CIRCUIT(Continued)

< Output voltage setting >

The output voltage can be set by adding an external dividing resistor.

The output voltage is determined by the equation below based on the values of R_{FB1} and R_{FB2}.

 V_{OUT} =0.75V × (R_{FB1}+R_{FB2})/R_{FB2} With R_{FB2} \leq 200kΩ and R_{FB1}+R_{FB2} \leq 1MΩ

<CFB setting>

Adjust the value of the phase compensation speed-up capacitor CFB using the equation below.

$$C_{FB} = \frac{1}{2\pi \times fzfb \times R_{FB1}}$$

A target value for fzfb of about $fzfb = \frac{1}{2\pi\sqrt{C_L \times L}}$ is optimum.

[Setting Example]

To set output voltage to 5V with fosc=1.2MHz, CL=10µF×2, L=6.8µH

When R_{FB1} =680k Ω , R_{FB2} =120k Ω , V_{OUTSET} =0.75V× (680k Ω +120k Ω) / 120k Ω =5.0V And fzfb is set to a target of 13.65 kHz using the above equation,

 $C_{FB}=1/(2\times\pi\times13.65 \text{ kHz}\times680\text{k}\Omega)=17.15\text{pF}$. A capacitor of E24 series is 18pF.

XC9268B75Cxx / f _{osc} =1.2MHz					
Voutset	R _{FB1}	R _{FB2}	L	Сғв	fzfb
1.2V	120kΩ	200kΩ	3.3µH	68pF	19.6kHz
3.3V	510kΩ	150kΩ	4.7µH	18pF	16.4kHz
5.0V	680kΩ	120kΩ	6.8µH	18pF	13.7kHz
12V	360kΩ	24kΩ	10µH	39pF	11.3kHz

	XC9268B75Dxx / fosc=2.2MHz					
Voutset	R _{FB1}	R _{FB2}	L	Сғв	fzfb	
1.2V	120kΩ	200kΩ	1.5µH	47pF	29.1kHz	
3.3V	510kΩ	150kΩ	2.2µH	12pF	24.0kHz	
5.0V	680kΩ	120kΩ	3.3µH	12pF	19.6kHz	
12V	360kΩ	24kΩ	4.7µH	27pF	16.4kHz	

<Soft-start Time Setting>

The soft-start time can be adjusted by adding a capacitor and a resistor to the EN/SS pin.

Soft-start time (tss2) is approximated by the equation below according to values of V_{EN/SS}, Rss, and Css.


$$t_{ss2} = C_{ss} x R_{ss} x In (V_{EN/SS} / (V_{EN/SS} - 1.45))$$

[Setting Example]

When $C_{SS}=0.47\mu F$, $R_{SS}=430k\Omega$ and $V_{EN/SS}=12V$, $t_{SS2}=0.47\times10^{-6}$ x 430 x 10^3 x (In (12/ (12-1.45)) = 26ms (Approx.)

*The soft-start time is the time from the start of V_{EN/SS} until the output voltage reaches 90% of the set voltage.

If the EN/SS pin voltage rises steeply without connecting C_{SS} and R_{SS} (R_{SS} =0 Ω), Output rises with taking the soft-start time of t_{SS1} =2.0ms (TYP.) which is fixed internally.




■OPERATIONAL EXPLANATION

The XC9268 series consists internally of a reference voltage supply with soft-start function, error amp, PWM comparator, ramp wave circuit, oscillator circuit, Current limiting PFM circuit, phase compensation (Current feedback) circuit, current limiting circuit, High-side driver Tr., Low-side driver Tr., buffer drive circuit, internal power supply (Local Reg) circuit, under-voltage lockout (UVLO) circuit, gate clamp (CLAMP) circuit, thermal shutdown (TSD) circuit, power good comparator, PWM/PFM control block and other elements.

The voltage feedback from the FB pin is compared to the internal reference voltage by the error amp, the output from the error amp is phase compensated, and the signal is input to the PWM comparator to determine the ON time of switching during PWM operation. The output signal from the error amp is compared to the ramp wave by the PWM comparator, and the output is sent to the buffer drive circuit and output from the LX pin as the duty width of switching. This operation is performed continuously to stabilize the output voltage.

The driver transistor current is monitored at each switching by the phase compensation (Current feedback) circuit, and the output signal from the error amp is modulated as a multi-feedback signal. This allows a stable feedback system to be obtained even when a low ESR capacitor such as a ceramic capacitor is used, and this stabilizes the output voltage.



^{*} Diodes inside the circuits are ESD protection diodes and parasitic diodes.

<Reference voltage source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

<Oscillator circuit>

The oscillator circuit determines switching frequency. 1.2MHz or 2.2MHz is available for the switching frequency. Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation.

<Error amplifier>

The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal voltage divider, R_{FB1} and R_{FB2}. When a voltage is lower than the reference voltage, then the voltage is fed back, the output voltage of the error amplifier increases. The error amplifier output is fixed internally to deliver an optimized signal to the mixer.

■ OPERATIONAL EXPLANATION(Continued)

<Current limiting>

The current limiting circuit of the XC9268 series monitors the current that flows through the High-side driver transistor and Low-side driver transistor, and when over-current is detected, the current limiting function activates.

(1) High-side driver Tr. current limiting

The current in the High-side driver Tr. is detected to equivalently monitor the peak value of the coil current. The High-side driver Tr. current limiting function forcibly turns off the High-side driver Tr. when the peak value of the coil current reaches the High-side driver current limit value I_{LIMH}.


High-side driver Tr. current limit value I_{LIMH}=1.3A (TYP.)

(2) Low-side driver Tr. current limiting

The current in the Low-side driver Tr. is detected to equivalently monitor the bottom value of the coil current. The Low-side driver Tr. current limiting function operates when the High-side driver Tr. current limiting value reaches I_{LIMH}. The Low-side driver Tr. current limiting function prohibits the High-side driver Tr. from turning on in an over-current state where the bottom value of the coil current is higher than the Low-side driver Tr. current limit value I_{LIML}.

Low side driver Tr. current limit value ILIML=0.9A (TYP.)

The current foldback circuit operates control to lower the switching frequency fosc. When the over-current state is released, normal operation resumes.



■ OPERATIONAL EXPLANATION(Continued)

<Soft-start function>

The output voltage of XC9268 rises with soft start by slowly raising the reference voltage. The rise time of this reference voltage is the soft start time. The soft-start time is set to t_{ss1} (TYP. 2.0ms) which is fixed internally or to the time set by adding a capacitor and a resistor to the EN / SS pin whichever is later.

<Thermal shutdown>

The thermal shutdown (TSD) as an over temperature limit is built in the XC9268 series.

When the junction temperature reaches the detection temperature, the driver transistor is forcibly turned off. When the junction temperature falls to the release temperature while in the output stop state, restart takes place by soft-start.

<UVLO>

This is a function to monitor the internal power supply and to prevent the output of false pulses from the Lx pin when the output from the internal power supply is unstable at low voltages.

As the V_{IN} pin voltage goes down, the internal power supply voltage falls. So the V_{IN} voltage drops, the UVLO function is activated.

When the V_{IN} pin voltage falls below V_{UVLOD} (TYP. 2.7V), the driver transistor is forcibly turned off to prevent false pulse output due to instable operation of the internal circuits. When the V_{IN} pin voltage rises above V_{UVLOR} (TYP. 2.8V), the UVLO function is released, the soft-start function activates, and output start operation begins. Stopping by UVLO is not shutdown; only pulse output is stopped and the internal circuits continue to operate.

When the V_{IN} pin voltage falls below V_{UVLOD} (TYP. 2.7V), the UVLO function is activated.

<Power good>

On USP-6C Package, the output state can be monitored using the power good function. The PG pin is an Nch open drain output, therefore a pull-up resistance (approx. $100k\Omega$) must be connected to the PG pin.


CONDI	TIONS	SIGNAL	
	V _{FB} >V _{PGDET}	H (High impedance)	
EN/SS=H	V _{FB} ≦V _{PGDET}	L (Low impedance)	
EN/33-FI	Thermal Shutdown	L (Low impedance)	
	UVLO (V _{IN} <v<sub>UVLOD)</v<sub>	Undefined State	
EN/SS=L	Stand-by	L (Low impedance)	

■NOTE ON USE

In the case of a temporary and transient voltage drop or voltage rise.
 If the absolute maximum ratings are exceeded, the IC may be deteriorate or destroyed.


Case 1

If a voltage exceeding the absolute maximum voltage is applied to the IC due to chattering caused by a mechanical switch or an external surge voltage, please use a protection element such as TVS and a protection circuit as a countermeasure.



Case 2

Under conditions where the input voltage drops below the output voltage, overcurrent may flow to the parasitic diode inside the IC, and the absolute maximum rating of the Lx pin may be exceeded. If current is drawn to the input side with low impedance between Vin and GND, please take measures such as adding an SBD between Vout and VIN.



- 2) Make sure that the absolute maximum ratings of the external components and of this IC are not exceeded.
- 3) The DC/DC converter characteristics depend greatly on the externally connected components as well as on the characteristics of this IC, so refer to the specifications and standard circuit examples of each component when carefully considering which components to select.

Be especially careful of the capacitor characteristics and use X7R or X5R (EIA standard) ceramic capacitors.

The capacitance decrease caused by the bias voltage may become remarkable depending on the external size of the capacitor.

■NOTE ON USE(Continued)

4) The DC/DC converter of this IC uses a current-limiting circuit to monitor the coil peak current. If the potential dropout voltage is large or the load current is large, the peak current will increase, which makes it easier for current limitation to be applied which in turn could cause the operation to become unstable. When the peak current becomes large, adjust the coil inductance and sufficiently check the operation.

The following formula is used to show the peak current.

Peak Current: Ipk = (V_{IN} - V_{OUT}) × V_{OUT} / V_{IN} / (2 × L × f_{OSC}) + I_{OUT}

L: Coil Inductance [H]

fosc: Oscillation Frequency [Hz]

IOUT: Load Current [A]

- If there is a large dropout voltage, a circuit delay could create the ramp-up of coil current with staircase waveform exceeding the current limit.
- 6) Even in the PWM control, the intermittent operation occurs and the ripple voltage becomes higher, when the minimum On Time is faster than 85ns (TYP.) as well as the dropout voltage is large.
- 7) The ripple voltage could be increased when switching from discontinuous conduction mode to continuous conduction mode and at switching to 100% Duty cycle. Please evaluate IC well on customer's PCB.
- 8) PWM/PFM auto series may cause superimposed ripple voltage by continuous pulses if it uses in high temperature and no load. It is necessary to set an idle current of higher than 100 μA from V_{OUT} if it uses at no load. It can make an effect as same as RFB2 is lower than 7.5 kΩ, Please refer to the < Output voltage setting > in the TYPCAL APPLICATION CIRCUIT..
- 9) If the voltage at the EN/SS Pin does not start from 0V but it is at the midpoint potential when the power is switched on, the soft start function may not work properly and it may cause the larger inrush current and bigger ripple voltages.
- 10) In order to drive the IC normally, supply a stable input voltage to the V_{IN} pin after reducing the AC impedance due to the bypass capacitor. In particular, if the amplitude of the input voltage fluctuates by 5V or more and ±0.1V/µs or more, there is a possibility that the UVLO function malfunctions due to fluctuations of the internal power supply of the IC. In that case, switching is stopped in a protected state that prevents false pulse output from the Lx pin. After that, the soft start function gets started, it shifts to normal operation.
 If the input voltage fluctuates momentarily, take measures such as increasing the input capacitance.
- 11) Torex places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.
- 12) Instructions of pattern layouts


The operation may become unstable due to noise and/or phase lag from the output current when the wire impedance is high, please place the input capacitor(C_{IN}) and the output capacitor (C_{L}) as close to the IC as possible.

- (1) In order to stabilize V_{IN} voltage level, we recommend that a by-pass capacitor (C_{IN}) be connected as close as possible to the V_{IN} and GND pins.
 - If fluctuation of the V_{IN} potential is expected, please take measures such as increasing input capacitor(C_{IN}).
- (2) Please mount each external component as close to the IC as possible.
- (3) Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
- (4) Make sure that the GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
- (5) Please note that internal driver transistors bring on heat because of the load current and ON resistance of High side driver transistor, Low side driver transistor. Please make sure that the heat is dissipated properly, especially at higher temperatures.


<Reference Pattern Layout>

USP-6C


Layer 1




Layer 3



Layer 2




Layer 4




SOT-89-5


Layer 1




Layer 3



Layer 2




Layer 4




■TYPICAL PERFORMANCE CHARACTERISTICS

(1) Efficiency vs. Output Current


XC9268B75Cxx (V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=1.2MHz)




XC9268B75Cxx($V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1.2MHz$)



XC9268B75Dxx(V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=2.2MHz)




XC9268B75Dxx (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=2.2MHz)




(2) Output Voltage vs. Output Current

XC9268B75Cxx (V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=1.2MHz)




XC9268B75Cxx (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1.2MHz)



(2) Output Voltage vs. Output Current


XC9268B75Dxx $(V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=2.2MHz)$

L=2.2 μ H(CLF5030NIT-2R2), C_{IN}=2.2 μ F×2(C2012X7R1H225K) $C_L=10\mu F \times 2 (C3216X7R1E106K)$



XC9268B75Dxx $(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=2.2MHz)$


L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10µF×2 (C3216X7R1E106K)



(3) Ripple Voltage vs. Output Current


XC9268B75Cxx $(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1.2MHz)$

L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K)



XC9268B75Dxx $(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=2.2MHz)$

L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K)



(4) FB Voltage vs. Ambient Temperature

-50

-25

XC9268B75xxx

V_{IN}=12V

0.760 FB Voltage:VFB[V] 0.755 0.750 0.745 0.740

25

Ambient Temperature :Ta[°C]


50


75

100


125


(5) UVLO Voltage vs. Ambient Temperature






(6) Oscillation Frequency vs. Ambient Temperature







(7) Stand-by Current vs. Ambient Temperature


(8) Lx SW ON Resistance vs. Ambient Temperature







(9) Quiescent Current vs. Ambient Temperature






(10) Internal Soft-Start Time vs. Ambient Temperature (11) External Soft-Start Time vs. Ambient Temperature







(12) PG Detect Voltage vs. Ambient Temperature

(13) PG Output Voltage vs. Ambient Temperature






(14) EN/SS Voltage vs. Ambient Temperature



(15) Load Transient Response

XC9268B75Cxx, $f_{OSC}=1.2MHz$


$$\begin{split} &V_{\text{IN}}\text{=}12\text{V, }V_{\text{OUT}}\text{=}3.3\text{V, }I_{\text{OUT}}\text{=}10\text{mA} \rightarrow 300\text{mA} \\ \text{L=}4.7\mu\text{H(CLF5030NIT-4R7), } &C_{\text{IN}}\text{=}4.7\mu\text{F} \times 2(\text{C2012X6S1H475K)} \\ &C_{\text{L}}\text{=}10\mu\text{F} \times 2 \text{ (C3216X7R1E106K)} \end{split}$$



XC9268B75Cxx, $f_{OSC}=1.2MHz$

V_{IN}=24V, V_{OUT}=3.3V, I_{OUT}=10mA→300mA


 $\begin{array}{c} L{\rm =}4.7\mu H(CLF5030NIT{\rm -}4R7),\ C_{\rm IN}{\rm =}4.7\mu F{\rm \times}2(C2012X6S1H475K)\\ C_{\rm L}{\rm =}10\mu F{\rm \times}2\ (C3216X7R1E106K) \end{array}$



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =12V, V_{OUT} =5.0V, I_{OUT} =10mA \rightarrow 300mA


L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =24V, V_{OUT} =5.0V, I_{OUT} =10mA \rightarrow 300mA


L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Dxx, $f_{OSC}=2.2MHz$

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =10mA \rightarrow 300mA


 $\begin{array}{ll} L \! = \! 2.2 \mu H (CLF5030 NIT \! - \! 2R2), & C_{IN} \! = \! 2.2 \mu F \times \! 2 (C2012 X7R1 H225 K) \\ & C_{L} \! = \! 10 \mu F \times \! 2 & (C3216 X7R1 E106 K) \end{array}$



(15) Load Transient Response

XC9268B75Dxx, $f_{OSC}=2.2MHz$ $V_{IN}=12V$, $V_{OUT}=5.0V$, $I_{OUT}=10mA\rightarrow300mA$


L=3.3μH(CLF5030NIT-3R3), C_{IN}=2.2μF×2(C2012X7R1H225K) C_L=10μF×2 (C3216X7R1E106K)



XC9268B75Dxx, $f_{OSC}=2.2MHz$

 V_{IN} =24V, V_{OUT} =5.0V, I_{OUT} =10mA \rightarrow 300mA

L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10 μ F×2 (C3216X7R1E106K)




(16) Input Transient Response

XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =8V \rightarrow 16V, V_{OUT} =3.3V, I_{OUT} =300mA


L=4.7 μ H(CLF5030NIT-4R7), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =16V \rightarrow 32V, V_{OUT} =3.3V, I_{OUT} =300mA


L=4.7 μ H(CLF5030NIT-4R7), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =8V \rightarrow 16V, V_{OUT} =5.0V, I_{OUT} =300mA


L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =16V \rightarrow 32V, V_{OUT} =5.0V, I_{OUT} =300mA

L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)




(16) Input Transient Response

XC9268B75Dxx, $f_{OSC}=2.2MHz$

 V_{IN} =8V \rightarrow 16V, V_{OUT} =3.3V, I_{OUT} =300mA


L=2.2 μ H(CLF5030NIT-2R2), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Dxx, $f_{OSC}=2.2MHz$

 V_{IN} =8V \rightarrow 16V, V_{OUT} =5.0V, I_{OUT} =300mA


L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10 μ F×2 (C3216X7R1E106K)



XC9268B75Dxx、f_{OSC}=2.2MHz

 V_{IN} =16V \rightarrow 32V, V_{OUT} =5.0V, I_{OUT} =300mA

L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10 μ F×2 (C3216X7R1E106K)




(17) EN/SS Rising Response

XC9268B75Cxx、f_{OSC}=1.2MHz

 V_{IN} =12V, V_{ENSS} =0 \rightarrow 12V, V_{OUT} =3.3V, I_{OUT} =300mA


 $\begin{array}{ll} L{=}4.7\mu H (CLF5030NIT{-}4R7), & C_{IN}{=}4.7\mu F{\times}2 (C2012X6S1H475K) \\ & C_{L}{=}10\mu F{\times}2 & (C3216X7R1E106K) \end{array}$



XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =24V, V_{ENSS} =0 \rightarrow 24V, V_{OUT} =3.3V, I_{OUT} =300mA


 $\begin{array}{ll} L \! = \! 4.7 \mu H (CLF5030 NIT \! - \! 4R7), & C_{IN} \! = \! 4.7 \mu F \times \! 2 (C2012 X6S1 H475 K) \\ & C_{L} \! = \! 10 \mu F \times \! 2 \; (C3216 X7R1E106 K) \end{array}$




(17) EN/SS Rising Response

XC9268B75Cxx, $f_{OSC}=1.2MHz$ $V_{IN}=12V$, $V_{ENSS}=0 \rightarrow 12V$, $V_{OUT}=5V$, $I_{OUT}=300mA$

L=6.8 μ H(CLF5030NIT-6R8), C_{IN}=4.7 μ F×2(C2012X6S1H475K) C_L=10 μ F×2 (C3216X7R1E106K)




 $\begin{array}{c} XC9268B75Cxx \text{, } f_{OSC} = 1.2MHz \\ v_{\text{IN}} = 24\text{V, } v_{\text{ENSS}} = 0 \rightarrow 24\text{V, } v_{\text{OUT}} = 5\text{V, } I_{\text{OUT}} = 300\text{mA} \\ \text{L=}6.8\mu\text{H(CLF5030NIT-6R8), } C_{\text{IN}} = 4.7\mu\text{F} \times 2(\text{C2012X6S1H475K)} \\ C_{\text{L}} = 10\mu\text{F} \times 2 \text{ (C3216X7R1E106K)} \end{array}$



XC9268B75Dxx、f_{OSC}=2.2MHz V_{IN}=12V, V_{ENSS}=0→12V, V_{OUT}=3.3V, I_{OUT}=300mA


 $\begin{array}{ll} L \! = \! 2.2 \mu H (CLF5030 NIT - 2R2), & C_{IN} \! = \! 2.2 \mu F \times \! 2 (C2012 X7R1 H225K) \\ & C_{L} \! = \! 10 \mu F \times \! 2 & (C3216 X7R1 E106K) \end{array}$



XC9268B75Dxx、f_{OSC}=2.2MHz

 V_{IN} =24V, V_{ENSS} =0 \rightarrow 24V, V_{OUT} =5V, I_{OUT} =300mA

L=3.3 μ H(CLF5030NIT-3R3), C_{IN}=2.2 μ F×2(C2012X7R1H225K) C_L=10 μ F×2 (C3216X7R1E106K)




XC9268B75Dxx, $f_{OSC}=2.2MHz$

 V_{IN} =12V, V_{ENSS} =0 \rightarrow 12V, V_{OUT} =5V, I_{OUT} =300mA

 $L = 3.3 \mu H (CLF 5030 NIT - 3R3), \ C_{1N} = 2.2 \mu F \times 2 (C2012 X7R1 H225K)$


C_L=10µF×2 (C3216X7R1E106K)



(18) VIN Rising Response


XC9268B75Cxx, $f_{OSC}=1.2MHz$

$$\begin{split} V_{\text{IN}} = & 0 \rightarrow 12 V, \ V_{\text{ENSS}} = 0 \rightarrow 12 V, \ V_{\text{OUT}} = 3.3 V, \ I_{\text{OUT}} = 300 \text{mA} \\ L = & 4.7 \mu \text{H} (\text{CLF5030NIT-4R7}), \ C_{\text{IN}} = 4.7 \mu \text{F} \times 2 (\text{C2012X6S1H475K}) \\ & C_{\text{L}} = & 10 \mu \text{F} \times 2 (\text{C3216X7R1E106K}) \end{split}$$




XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =0 \rightarrow 24V, V_{ENSS} =0 \rightarrow 24V, V_{OUT} =3.3V, I_{OUT} =300mA L=4.7 μ H(CLF5030NIT-4R7), C_{IN} =4.7 μ F×2(C2012X6S1H475K) C_{L} =10 μ F×2 (C3216X7R1E106K)




XC9268B75Cxx, $f_{OSC}=1.2MHz$

 V_{IN} =0 \rightarrow 12V, V_{ENSS} =0 \rightarrow 12V, V_{OUT} =5V, I_{OUT} =300mA L=6.8 μ H(CLF5030NIT-6R8), C_{IN} =4.7 μ F \times 2(C2012X6S1H475K) C_{L} =10 μ F \times 2 (C3216X7R1E106K)




XC9268B75Cxx, $f_{OSC}=1.2MHz$

$$\begin{split} V_{\text{IN}}=&0\rightarrow 24\text{V},\ V_{\text{ENSS}}=&0\rightarrow 24\text{V},\ V_{\text{OUT}}=&5\text{V},\ I_{\text{OUT}}=&300\text{mA} \\ \text{L=}&6.8\mu\text{H}(\text{CLF5030NIT-6R8}),\ \ C_{\text{IN}}=&4.7\mu\text{F}\times2(\text{C2012X6S1H475K}) \\ &C_{\text{L}}=&10\mu\text{F}\times2\ (\text{C3216X7R1E106K}) \end{split}$$




XC9268B75Dxx, $f_{OSC}=2.2MHz$

$$\begin{split} V_{\text{IN}} = & 0 \rightarrow 12 V, \ V_{\text{ENSS}} = 0 \rightarrow 12 V, \ V_{\text{OUT}} = 3.3 V, \ I_{\text{OUT}} = 300 \text{mA} \\ L = & 2.2 \mu H (\text{CLF5030NIT-2R2}), \ C_{\text{IN}} = 2.2 \mu F \times 2 (\text{C2012X7R1H225K}) \\ & C_{\text{L}} = 10 \mu F \times 2 \ (\text{C3216X7R1E106K}) \end{split}$$




(18) VIN Rising Response

 $\begin{array}{c} XC9268B75Dxx\ ,\ f_{OSC}=2.2MHz\\ v_{\text{IN}=0}\rightarrow12\text{V},\ v_{\text{ENSS}}=0\rightarrow12\text{V},\ v_{\text{OUT}}=5\text{V},\ l_{\text{OUT}}=300\text{mA} \\ \text{L=3.3}\mu\text{H}(\text{CLF5030NIT-3R3N-D}),\ C_{\text{IN}}=2.2\mu\text{F}\times2(\text{C2012X7R1H225K})\\ C_{\text{L}}=10\mu\text{F}\times2\ (\text{C3216X7R1E106K}) \end{array}$



 $C_L=10\mu F \times 2 (C3216X7R1E106K)$




■PACKAGING INFORMATION

For the latest package information go to, www.torexsemi.com/technical-support/packages

PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
SOT-89-5	<u>SOT-89-5 PKG</u>	SOT-89-5 Power Dissipation
USP-6C	USP-6C PKG	USP-6C Power Dissipation

■MARKING RULE

●SOT-89-5




12 represents product series, products type,

MARK		DDODUOT CEDICO
1	2	PRODUCT SERIES
6	1	XC9268B75***-G

XUSP-6CUnder dot

●USP-6C(Under dot)



3 presents Oscillation Frequency

MARK	Oscillation Frequency	PRODUCT SERIES
N	1.2MHz	XC9268B75C**-G
U	2.2MHz	XC9268B75D**-G

(④⑤) represents production lot number 01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ repeated (G, I, J, O, Q, W excluded)* No character inversion used.

- 1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
- Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
- 4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
- 5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
- 6. Our products are not designed to be Radiation-resistant.
- 7. Please use the product listed in this datasheet within the specified ranges.
- 8. We assume no responsibility for damage or loss due to abnormal use.
- 9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.