## 36V Operation 600mA Synchronous Step-Down DC/DC Converters

AAEC-Q100 Grade2

## GENERAL DESCRIPTION

The XD9267/XD9268 series are 36V operation synchronous step-down DC/DC converter ICs with a built-in P-channel MOS driver transistor and N -channel MOS switching transistor. The XD9267/XD9268 series has an operating voltage range of 3 V to 36 V , a switching frequency of 2.2 MHz , and the circuit scheme of synchronous rectification to be a highly efficient and stable power supply. An internal reference voltage source of 0.75 V is available, and the output voltage can be set to 1 V to 25 V by external resistors ( $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ ).

The soft-start time is internally set to 2.0 ms (TYP.), but can be adjusted to set a longer time using an external resistor and capacitor. With the built-in UVLO function, the driver transistor is forced OFF when input voltage becomes 2.7 V or lower.
The output state can be monitored using the power good function.
Over-current protection and thermal shutdown are built in as protection function, and it can be used safely even in the case of short circuit. Internal protection circuits include over current protection and thermal shutdown circuits to enable safe use.

## APPLICATIONS

- Automotive Body Control
- Automotive Infotainment
- Automotive accessories
- Drive recorder
- Car-mounted camera
- ETC
- Industrial Equipment
- FEATURES

Input Voltage Range
Output Voltage Range
FB Voltage
Oscillation Frequency
Output Current
Quiescent Current
Control Methods

Soft-start Time
Protection functions

Output Capacitor
Operating Ambient Temperature
Packages

Environmentally Friendly
: $3.0 \sim 36 \mathrm{~V}$ (Absolute Max 40V)
: $\quad 1.0 \sim 25 \mathrm{~V}$
: $0.75 \mathrm{~V} \pm 1.5 \%$
: 2.2 MHz
: 600 mA
: $\quad 13.5 \mu \mathrm{~A}$ (XD9268)
PWM control(XD9267)
: PWM/PFM Auto(XD9268)
: Efficiency $88 \% @ 12 \mathrm{~V} \rightarrow 5 \mathrm{~V}, 300 \mathrm{~mA}$
: Adjustable by RC
Over Current Protection
(Automatic Recovery)
Thermal Shutdown
: Ceramic Capacitor
: $\quad-40^{\circ} \mathrm{C} \sim 105^{\circ} \mathrm{C}$
: SOT-89-5 (Without Power Good)
: USP-6C (With Power Good)
: EU RoHS Compliant, Pb Free

## ITYPICAL APPLICATION CIRCUIT



TYPICAL
CHARACTERISTICS
×D926×B75Dxx
$\left(V_{\mathbb{I N}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}\right)$
$\mathrm{L}=3.3 \mu \mathrm{H}$ (CLF5030NIT-3R3), $\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F} \times 2(\mathrm{C} 2012 \mathrm{X} 7 \mathrm{R} 1 \mathrm{H} 225 \mathrm{~K})$
$\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (C3216X7R1E106K)



* Diodes inside the circuit are an ESD protection diodes and a parasitic diodes.

XD9267/XD9268 Series is Not Recommended for New Designs.

## ■PRODUCT CLASSIFICATION

- Ordering Information

XD9267(1)(2)(3)(4)(5)-(7) ${ }^{(11)}$ PWM control
XD9268(1)(2)(4)(5)(6)-7 ${ }^{\left({ }^{* 1)}\right.}$ PWM/PFM Auto

| DESIGNATOR | ITEM | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| (1) | Type | B | Refer to Selection Guide |
| (2)(3) | FB Voltage | 75 | Output voltage can be adjusted in 1V to 25 V |
| (4) | Oscillation Frequency | D | 2.2 MHz |
| (5)6-(7) | Packages | PR-Q ${ }^{\left({ }^{*}\right)}$ | SOT-89-5 (1,000pcs/Reel) ${ }^{\left({ }^{*} 2\right)}$ |
|  |  | ER-Q ${ }^{\left({ }^{*} 1\right)}$ | USP-6C (3,000pcs/Reel) ${ }^{(* 2)}$ |

(*1) The "-Q" suffix denotes "AEC-Q100" compliant.
(*2) "Halogen and Antimony free" as well as being fully EU RoHS compliant.

- Selection Guide

| FUNCTION | B TYPE |  |
| :---: | :---: | :---: |
|  | SOT-89-5 | USP-6C |
| Chip Enable | Yes | Yes |
| UVLO | Yes | Yes |
| Thermal Shutdown | Yes | Yes |
| Soft Start | Yes | Yes |
| Power-Good | - | Yes |
| Current Limiter <br> (Automatic Recovery) | Yes | Yes |

PIN CONFIGURATION


USP-6C
(BOTTOM VIEW)

* The dissipation pad for the USP-6C package should be solder-plated in recommended mount pattern and metal masking so as to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the GND (No. 2) pin.

PIN ASSIGNMENT

| PIN NUMBER |  | FIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| SOT-89-5 | USP-6C |  |  |
| 1 | 1 | Lx | Switching Output |
| 2 | 2 | GND | Ground |
| 3 | 3 | FB | Output Voltage Sense |
| - | 4 | PG | Power-good Output |
| 4 | 5 | EN/SS | Enable Soft-start |
| 5 | 6 | VIN | Power Input |

## FUNCTION CHART

| PIN NAME | SIGNAL | STATUS |
| :---: | :---: | :---: |
| EN/SS | L | Stand-by |
|  | H | Active |
|  | OPEN | Undefined State ${ }^{\left({ }^{(+1)}\right.}$ |

${ }^{(* 1)}$ Please do not leave the EN/SS pin open. Each should have a certain voltage

| PIN NAME | CONDITION |  | SIGNAL |
| :---: | :---: | :---: | :---: |
| PG | $E N / S S=H$ | $\mathrm{V}_{\text {FB }}>\mathrm{V}_{\text {PGDET }}$ | H (High impedance) |
|  |  | $\mathrm{V}_{\mathrm{FB}} \leqq \mathrm{V}_{\text {PGDET }}$ | L (Low impedance) |
|  |  | Thermal Shutdown | L (Low impedance) |
|  |  | $\begin{gathered} \text { UVLO } \\ \left(\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {UVLOD }}\right) \end{gathered}$ | Undefined State |
|  | EN/SS = L | Stand-by | L (Low impedance) |

## ■ABSOLUTE MAXIMUM RATINGS

| PARAMETER |  | SYMBOL | RATINGS | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Vin Pin Voltage |  | Vin | -0.3 ~ 40 | V |
| EN/SS Pin Voltage |  | $\mathrm{V}_{\text {En/Ss }}$ | -0.3 ~ 40 | V |
| FB Pin Voltage |  | $V_{\text {FB }}$ | -0.3 ~ 6.2 | V |
| PG Pin Voltage ${ }^{(* 1)}$ |  | VPG | -0.3 ~ 6.2 | V |
| PG Pin Current ${ }^{\left({ }^{1}\right)}$ |  | IPG | 8 | mA |
| Lx Pin Voltage |  | VLx | $-0.3 \sim \mathrm{~V}_{\text {IN }}+0.3$ or $40{ }^{\left({ }^{2}\right)}$ | V |
| Lx Pin Current |  | ILx | 1800 | mA |
| Power Dissipation$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ | SOT-89-5 | Pd | 1750 (JESD51-7 board) ${ }^{*}{ }^{*}$ ) | mW |
|  | USP-6C |  | 1250 (JESD51-7 board) ${ }^{*} 4$ ) |  |
| Surge Voltage |  | V Surge | $46{ }^{(* 3)}$ | V |
| Operating Ambient Temperature |  | Topr | -40 ~ 105 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | Tstg | -55 ~ 125 | ${ }^{\circ} \mathrm{C}$ |

* All voltages are described based on the GND pin.
${ }^{(* 1)}$ For the USP-6C Package only.
${ }^{(22)}$ The maximum value should be either $\mathrm{V}_{\mathrm{in}}+0.3 \mathrm{~V}$ or 40 V in the lowest.
${ }^{\left({ }^{*} 3\right)}$ Applied Time $\leqq 400 \mathrm{~ms}$
${ }^{\left({ }^{*} 4\right)}$ The power dissipation figure shown is PCB mounted and is for reference only. Please refer to PACKAGING INFORMATION for the mounting condition.


## IELECTRICAL CHARACTERISTICS

$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN. | TYP. | MAX. | UNIT | CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Voltage | $V_{\text {fbe }}$ | $\mathrm{V}_{\mathrm{FB}}=0.731 \mathrm{~V} \rightarrow 0.769 \mathrm{~V},$ <br> $V_{F B}$ Voltage when Lx pin voltage changes from"H" level to "L" level |  | 0.739 | 0.750 | 0.761 | V | (2) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 0.731 | - | 0.769 |  |  |
| Setting Output Voltage Range (*1) | Voutset | - |  | 1 | - | 25 | V | - |
| Operating Input Voltage Range (*1) | VIN | - |  | 3 | - | 36 | V | - |
| UVLO Detect Voltage | Vuvlod | $\mathrm{V}_{\text {EN/SS }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}: 2.87 \mathrm{~V} \rightarrow 2.53 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ <br> $V_{\text {IN }}$ Voltage which Lx pin voltage holding "H" level |  | 2.6 | 2.7 | 2.8 | V | (2) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 2.53 | - | 2.87 |  |  |
| UVLO Release Voltage | Vuvlor | $\mathrm{V}_{\text {EN/SS }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}: 2.63 \mathrm{~V} \rightarrow 2.97 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ $\mathrm{V}_{\text {IN }}$ Voltage which Lx pin voltage holding "L" level |  | 2.7 | 2.8 | 2.9 | V | (2) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 2.63 | - | 2.97 |  |  |
| Quiescent Current | $\mathrm{Iq}_{\square}$ | $V_{\text {Fb }}=0.825 \mathrm{~V}$ | XD9267 | - | 290 | 500 | $\mu \mathrm{A}$ | (4) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | - | 550 |  |  |
|  |  |  | XD9268 | - | 13.5 | 22.0 |  |  |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | - | 30 |  |  |
| Stand-by Current | Istby | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{ss}}=\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | - | 1.65 | 2.50 | $\mu \mathrm{A}$ | (4) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | - | 3.90 |  |  |
| Oscillation Frequency | fosc | Connected to external components, lout $=200 \mathrm{~mA}$ |  | 2.013 | 2.200 | 2.387 | MHz | (1) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 1.936 | - | 2.464 |  |  |
| Minimum On Time | tonmin | Connected to external components |  | - | $85{ }^{(+2)}$ | - | ns | (1) |
| Minimum Duty Cycle | Dmin | $\mathrm{V}_{\mathrm{FB}}=0.825 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | - | 0 | \% | (2) |
| Maximum Duty Cycle | $\mathrm{D}_{\text {max }}$ | $\mathrm{V}_{\mathrm{FB}}=0.675 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 100 | - | - | \% | (2) |
| Lx SW "H" On Resistance | RLxH | $\mathrm{V}_{\mathrm{FB}}=0.675 \mathrm{~V}, \mathrm{ILx}=200 \mathrm{~mA}$ |  | - | 1.20 | 1.38 | $\Omega$ | (5) |
| Lx SW "L" On Resistance | RıxL | - |  | - | $\begin{gathered} 0.60 \\ (* 2) \end{gathered}$ | - | $\Omega$ | (5) |
| High side Current Limit ${ }^{(3)}$ | ІІım | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {FBE }} \times 0.98$ |  | 1.00 | 1.30 | - | A | (5) |
| Internal Soft-Start Time | tss1 | $\mathrm{V}_{\text {FB }}=0.675 \mathrm{~V}$ |  | 1.0 | 2.0 | 4.0 | ms | (2) |
| External Soft-Start Time | tss2 | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.675 \mathrm{~V} \\ & \mathrm{Rss}=430 \mathrm{~K} \Omega, \mathrm{Css}=0.47 \mu \mathrm{~F} \end{aligned}$ |  | 21 | 26 | 33 | ms | (3) |

Test Condition: Unless otherwise stated, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{ss}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{PG}}=\mathrm{OPEN}{ }^{(* 4)}$
Peripheral parts connection conditions: $\mathrm{L}=3.3 \mu \mathrm{H}, \mathrm{R}_{\mathrm{FB} 1}=680 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{FB} 2}=120 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{FB}}=12 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}$
${ }^{(* 1)}$ Please use within the range of $\mathrm{Vout}_{\mathrm{O}} / \mathrm{V}$ In $\geqq$ tonmin $[\mathrm{ns}] \times$ fosc $[\mathrm{MHz}] \times 10^{-3}$
${ }^{\left({ }^{(2)}\right)}$ Design reference value. This parameter is provided only for reference.
${ }^{(* 3)}$ Current limit denotes the level of detection at peak of coil current.

## ELECTRICAL CHARACTERISTICS

$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN. | TYP. | MAX. | UNIT | CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PG detect voltage ${ }^{(* 4)}$ | Vpgdet | $\mathrm{V}_{\mathrm{FB}}=0.72 \mathrm{~V} \rightarrow 0.63 \mathrm{~V}, \mathrm{R}_{\mathrm{PG}}: 100 \mathrm{k} \Omega$ pull-up to 5V <br> $V_{F B}$ Voltage when PG pin voltage changes from" H " level to "L" level |  | $0.638$ | 0.675 | $0.712$ | V | (5) |
|  |  |  | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | 0.630 | - | 0.720 |  |  |
| PG Output voltage ${ }^{(* 4)}$ | VPG | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{PG}}=1 \mathrm{~mA} \end{aligned}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | - | 0.3 | V | (1) |
| PFM Switch Current | IPFM | Connected to external components,$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=12 \mathrm{~V}, l_{\mathrm{lOUT}}=1 \mathrm{~mA}$ |  | - | 400 | - | mA | (1) |
| Efficiency ${ }^{(* 5)}$ | EFFI | Connected to external components, $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=5 \mathrm{~V}$, lout $=300 \mathrm{~mA}$ |  | - | 88 | - | \% | (1) |
| FB Voltage Temperature Characteristics | $\begin{gathered} \Delta \mathrm{V}_{\text {FB }} \\ \left(\Delta \mathrm{Topr} \cdot \mathrm{~V}_{\text {FBE }}\right) \end{gathered}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{T}_{\text {opr }} \leqq 105^{\circ} \mathrm{C}$ |  | - | $\pm 100$ | - | ppm/ ${ }^{\circ} \mathrm{C}$ | (1) |
| FB "H" Current | Ifbh | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=36 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FB}}=3.0 \mathrm{~V} \end{aligned}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (1) |
| FB "L" Current | IfbL | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=36 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V} \end{aligned}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (4) |
| EN/SS "H" Voltage | Ven/ssh | $\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=0.3 \mathrm{~V} \rightarrow 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.71 \mathrm{~V}$ <br> $V_{\text {EN/SS }}$ Voltage when Lx pin voltage changes from "L" level to " H " level |  | 2.5 | - | 36 | V | (1) |
| EN/SS "L" Voltage | Ven/ssL | $\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=2.5 \mathrm{~V} \rightarrow 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.71 \mathrm{~V}$ <br> Ven/ss Voltage when Lx pin voltage changes from "H" level to "L" level |  | - | - | 0.3 | V | (1) |
| EN/SS "H" Current | Ien/ssh | $\begin{array}{\|l} \hline \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}=36 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{FB}}=0.825 \mathrm{~V} \\ \hline \end{array}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | - | 0.1 | 0.3 | $\mu \mathrm{A}$ | (4) |
| EN/SS "L" Current | Ien/ssl | $\mathrm{V}_{\mathrm{IN}}=36 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{EN} / \mathrm{Ss}}=0 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{FB}}=0.825 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (1) |
| Thermal Shutdown Temperature | TTSD | Junction Temperature |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ | - |
| Hysteresis Width | THYS | Junction Temperature |  | - | 25 | - | ${ }^{\circ} \mathrm{C}$ | - |

[^0]
## ■TEST CIRCUITS

CIRCUIT(1)


CIRCUIT(2)


CIRCUIT(3)


* PG Pin is USP-6C Package only.


## ■TEST CIRCUITS

CIRCUIT(4)


CIRCUIT(5)


* PG Pin is USP-6C Package only.

TYPICAL APPLICATION CIRCUIT / Parts Selection Method

<Inductance value setting>
For the XD9267/XD9268 Series, operation is optimized by setting the following inductance value according to the setting output voltage.
Voutset: Output voltage setting
【Typical Examples】

|  | Conditions | MANUFACTURER | PRODUCT NUMBER | VALUE |
| :---: | :---: | :---: | :---: | :---: |
| L | $1 \mathrm{~V}<\mathrm{V}_{\text {OUTSET }} \leqq 2 \mathrm{~V}$ | TDK | CLF5030NIT-1R5N-D | $1.5 \mu \mathrm{H}$ |
|  |  | Coilcraft | XEL4030-152ME |  |
|  |  | Taiyo Yuden | NRS4018T1R5NDGJV |  |
|  |  | Tokyo Coil | SHP0420P-F1R6NAP | $1.6 \mu \mathrm{H}$ |
|  | $2 \mathrm{~V}<\mathrm{V}_{\text {OUTSET }} \leqq 3.3 \mathrm{~V}$ | TDK | CLF5030NIT-2R2N-D | $2.2 \mu \mathrm{H}$ |
|  |  | Coilcraft | XEL4030-222ME |  |
|  |  | Taiyo Yuden | NRS4018T2R2MDGJV |  |
|  |  | Tokyo Coil | SHP0420P-F2R2NAP |  |
|  | $3.3 \mathrm{~V}<\mathrm{V}_{\text {OUTSET }} \leqq 6 \mathrm{~V}$ | TDK | CLF5030NIT-3R3N-D | $3.3 \mu \mathrm{H}$ |
|  |  | Coilcraft | XEL4030-332ME |  |
|  |  | Taiyo Yuden | NRS4018T3R3MDGJV |  |
|  |  | Tokyo Coil | SHP0420P-F3R3NAP |  |
|  | $6 \mathrm{~V}<$ Voutset $\leqq 25 \mathrm{~V}$ | TDK | CLF5030NIT-4R7N-D | $4.7 \mu \mathrm{H}$ |
|  |  | Coilcraft | XEL4030-472ME |  |
|  |  | Taiyo Yuden | NRS5024T4R7MMGJV |  |
|  |  | Tokyo Coil | SHP0530P-F4R7AP |  |
| Cin | $\mathrm{V}_{\text {IN }}<20 \mathrm{~V}$ | TDK | CGA4J3X7R1H225K125AB | $2.2 \mu \mathrm{~F} / 50 \mathrm{~V}$ |
|  | $\mathrm{V}_{\text {IN }} \geqq 20 \mathrm{~V}$ | TDK | CGA4J3X7R1H225K125AB | $2.2 \mu \mathrm{~F} / 50 \mathrm{~V} 2$ parallel |
| $C_{L}$ | - | TDK | CGA5L1X7R1C106K160AC | 10رF/16V 2parallel |
|  |  |  | CGA5L1X7R1V106K160AC | 10رF/35V 2parallel |
|  |  | Murata | GCM21BR71A106KE21 | 10رF/10V 2parallel |

## －TYPICAL APPLICATION CIRCUIT／Parts Selection Method（Continued）

＜Output voltage setting＞
The output voltage can be set by adding an external dividing resistor．
The output voltage is determined by the equation below based on the values of $\mathrm{R}_{\text {FB1 }}$ and $\mathrm{R}_{\text {FB2 }}$ ．

$$
\begin{gathered}
V_{\text {OUT }}=0.75 \mathrm{~V} \times\left(R_{F B 1}+R_{F B 2}\right) / R_{F B 2} \\
\text { With } R_{F B 2} \leqq 200 \mathrm{k} \Omega \text { and } R_{F B 1}+R_{F B 2} \leqq 1 \mathrm{M} \Omega
\end{gathered}
$$

＜C ${ }_{\text {Fb }}$ setting＞
Adjust the value of the phase compensation speed－up capacitor $\mathrm{C}_{\text {FB }}$ using the equation below．

$$
C_{F B}=\frac{1}{2 \pi \times f z f b \times R_{F B 1}}
$$

A target value for fzfb of about $f z f b=\frac{1}{2 \pi \sqrt{C_{L} \times L}}$ is optimum．
【Setting Example】
To set output voltage to $5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2, \mathrm{~L}=3.3 \mu \mathrm{H}$
When $R_{F B 1}=680 \mathrm{k} \Omega, R_{\text {FB2 }}=120 \mathrm{k} \Omega$ ，Voutset $=0.75 \mathrm{~V} \times(680 \mathrm{k} \Omega+120 \mathrm{k} \Omega) / 120 \mathrm{k} \Omega=5.0 \mathrm{~V}$
And fzfb is set to a target of 19.6 kHz using the above equation，
$C_{F B}=1 /(2 \times \pi \times 19.6 \mathrm{kHz} \times 680 \mathrm{k} \Omega)=11.95 \mathrm{pF}$ ．A capacitor of E 24 series is 12 pF ．

| XD9267B75Dxx／XD9268B75Dxx |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Voutset | $R_{\text {FB1 }}$ | $R_{\text {FB2 }}$ | L | $C_{F B}$ | fzfb |
| 1.2 V | $120 \mathrm{k} \Omega$ | $200 \mathrm{k} \Omega$ | $1.5 \mu \mathrm{H}$ | 47 pF | 29.1 kHz |
| 3.3 V | $510 \mathrm{k} \Omega$ | $150 \mathrm{k} \Omega$ | $2.2 \mu \mathrm{H}$ | 13 pF | 24.0 kHz |
| 5.0 V | $680 \mathrm{k} \Omega$ | $120 \mathrm{k} \Omega$ | $3.3 \mu \mathrm{H}$ | 12 pF | 19.6 kHz |
| 12 V | $360 \mathrm{k} \Omega$ | $24 \mathrm{k} \Omega$ | $4.7 \mu \mathrm{H}$ | 27 pF | 16.4 kHz |

＜Soft－start Time Setting＞
The soft－start time can be adjusted by adding a capacitor and a resistor to the EN／SS pin．
Soft－start time（tss2）is approximated by the equation below according to values of $V_{\text {EN／SS，}}$ ，Rss，and $\mathrm{C}_{\text {ss }}$ ．

$$
\mathrm{t}_{\mathrm{ss} 2}=\mathrm{C}_{\mathrm{ss}} \times \mathrm{R}_{\mathrm{ss}} \times \ln \left(\mathrm{V}_{\mathrm{EN} / \mathrm{ss}} /\left(\mathrm{V}_{\mathrm{EN} / \mathrm{SS}}-1.45\right)\right)
$$

## 【Setting Example】

When Css $=0.47 \mu F$ ，Rss $=430 \mathrm{k} \Omega$ and $\mathrm{V}_{\mathrm{EN} / \mathrm{ss}}=12 \mathrm{~V}$ ，tss $2=0.47 \times 10^{-6} \times 430 \times 10^{3} \times(\ln (12 /(12-1.45))=26 \mathrm{~ms}$（Approx．）
＊The soft－start time is the time from the start of $\mathrm{V}_{\text {EN／ss }}$ until the output voltage reaches $90 \%$ of the set voltage．
If the EN／SS pin voltage rises steeply without connecting $\mathrm{C}_{s s}$ and $\mathrm{R}_{\mathrm{ss}}\left(\mathrm{R}_{s s}=0 \Omega\right.$ ），Output rises with taking the soft－start time of $\mathrm{tss}_{1}=2.0 \mathrm{~ms}$（TYP．）which is fixed internally．


## OPERATIONAL EXPLANATION

The XD9267/XD9268 series consists internally of a reference voltage supply with soft-start function, error amplifier, PWM comparator, ramp circuit, oscillator (OSC) circuit, phase compensation (current feedback) circuit, current limit circuit, current limiting-PFM circuit , High-side driver Tr., Low-side driver Tr., buffer drive circuit, internal power supply (Local Reg) circuit, under voltage lockout (UVLO) circuit, gate clamp (CLAMP) circuit, thermal shutdown (TSD) circuit, power good comparator, PWM/PFM control block.

The voltage feedback from the FB pin is compared to the internal reference voltage by the error amp, the output from the error amp is phase compensated, and the signal is input to the PWM comparator to determine the ON time of switching during PWM operation. The output signal from the error amp is compared to the ramp wave by the PWM comparator, and the output is sent to the buffer drive circuit and output from the LX pin as the duty width of switching. This operation is performed continuously to stabilize the output voltage.

The driver transistor current is monitored at each switching by the phase compensation (Current feedback) circuit, and the output signal from the error amp is modulated as a multi-feedback signal. This allows a stable feedback system to be obtained even when a low ESR capacitor such as a ceramic capacitor is used, and this stabilizes the output voltage


* Diodes inside the circuits are ESD protection diodes and parasitic diodes.
<Reference voltage source>
The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.
<Oscillator circuit>
The switching frequency is determined by this circuit. The frequency is internally fixed at 2.2 MHz .
Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation.
<Error amplifier>
The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal voltage divider, $R_{F B 1}$ and $R_{\text {FB2 }}$. When a voltage is lower than the reference voltage, then the voltage is fed back, the output voltage of the error amplifier increases. The error amplifier output is fixed internally to deliver an optimized signal to the mixer.


## OPERATIONAL EXPLANATION(Continued)

## <Current limiting>

The current limiting circuit of the XD9267/XD9268 series monitors the current that flows through the High-side driver transistor and Low-side driver transistor, and when over-current is detected, the current limiting function activates.
(1) High-side driver Tr. current limiting

The current in the High-side driver Tr. is detected to equivalently monitor the peak value of the coil current. The High-side driver Tr. current limiting function forcibly turns off the High-side driver Tr. when the peak value of the coil current reaches the Highside driver current limit value lıimн.

High-side driver Tr. current limit value $\operatorname{lıIMH}=1.3 \mathrm{~A}$ (TYP.)
(2) Low-side driver Tr. current limiting

The current in the Low-side driver Tr. is detected to equivalently monitor the bottom value of the coil current. The Low-side driver Tr. current limiting function operates when the High-side driver Tr. current limiting value reaches lıмм. The Low-side driver Tr. current limiting function prohibits the High-side driver Tr. from turning on in an over-current state where the bottom value of the coil current is higher than the Low-side driver Tr. current limit value lumb.

Low side driver Tr. current limit value lıiml=0.9A (TYP.)

The current foldback circuit operates control to lower the switching frequency fosc. When the over-current state is released, normal operation resumes.


## OPERATIONAL EXPLANATION(Continued)

<Soft-start function>
The output voltage of XD9267/XD9268 rises with soft start by slowly raising the reference voltage. The rise time of this reference voltage is the soft start time. The soft-start time is set to $\mathrm{t}_{\mathrm{ss} 1}$ (TYP. 2.0 ms ) which is fixed internally or to the time set by adding a capacitor and a resistor to the EN / SS pin whichever is later.
<Thermal shutdown>
The thermal shutdown (TSD) as an over temperature limit is built in the XD9267/XD9268 series.
When the junction temperature reaches the detection temperature, the driver transistor is forcibly turned off. When the junction temperature falls to the release temperature while in the output stop state, restart takes place by soft-start.
<UVLO>
This is a function to monitor the internal power supply and to prevent the output of false pulses from the Lx pin when the output from the internal power supply is unstable at low voltages.
As the VIN pin voltage goes down, the internal power supply voltage falls. So the $\mathrm{V}_{\mathrm{IN}}$ voltage drops, the UVLO function is activated.

When the $\mathrm{V}_{\text {IN }}$ pin voltage falls below $\mathrm{V}_{\text {uvLod }}$ (TYP. 2.7V), the driver transistor is forcibly turned off to prevent false pulse output due to instable operation of the internal circuits. When the $\mathrm{V}_{\text {IN }}$ pin voltage rises above VuvLOR (TYP. 2.8V), the UVLO function is released, the soft-start function activates, and output start operation begins. Stopping by UVLO is not shutdown; only pulse output is stopped and the internal circuits continue to operate.

When the $\mathrm{V}_{\mathrm{IN}}$ pin voltage falls below $\mathrm{V}_{\text {uvlod }}$ (TYP. 2.7V), the UVLO function is activated.
<Power good>
On USP-6C Package, the output state can be monitored using the power good function. The PG pin is an Nch open drain output, therefore a pull-up resistance (approx. 100k $\Omega$ ) must be connected to the PG pin.

| CONDITIONS |  |  |
| :---: | :---: | :---: |
| $\mathrm{EN} / \mathrm{SS}=\mathrm{H}$ | $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\text {PGDET }}$ | H (High impedance) |
|  | $\mathrm{V}_{\mathrm{FB}} \leqq \mathrm{V}_{\text {PGDET }}$ | L (Low impedance) |
|  | Thermal Shutdown | L (Low impedance) |
|  | UVLO $\left(\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {UVLOD }}\right)$ | Undefined State |
| EN/SS=L | Stand-by | L (Low impedance) |

## NOTES ON USE

1) In the case of a temporary and transient voltage drop or voltage rise. If the absolute maximum ratings are exceeded, the IC may be deteriorate or destroyed.

If a voltage exceeding the absolute maximum voltage is applied to the IC due to chattering caused by a mechanical switch or an external surge voltage, please use a protection element such as a TVS and a protection circuit as a countermeasure.
Please see the countermeasures from (a) to (c) shown below.
(a) When voltage exceeding the absolute maximum ratings comes into the VIN pin due to the transient change on the power line, there is a possibility that the IC breaks down in the end.
To prevent such a failure, please add a TVS between $\mathrm{V}_{\mathbb{N}}$ and GND as a countermeasure
(b) When the input voltage decreases below the output voltage, there is a possibility that an overcurrent will flow in the IC's internal parasitic diode and exceed the absolute maximum rating of the $L x$ pin.
If the current is pulled into the input side by the low impedance between $\mathrm{V}_{\mathrm{IN}}$-GND, then countermeasures, such as adding an SBD between Vout-Vin, should be taken.
(c) When a negative voltage is applied to the input voltage by a reverse connection or chattering, an overcurrent could flow in the IC's parasitic diode and damage the IC. Take countermeasures, such as adding a reverse touching protection diode
(d) When a sudden surge of electrical current travels along the Vout pin and GND due to a short-circuit, electrical resonance of a circuit involving parasitic inductor of cable related to short circuit and an output capacitor ( $\mathrm{CLL}_{\mathrm{L}}$ ) and impedance such as Vout line generates a negative voltage exceeding the breakdown voltage and may damage the device.
Take countermeasures, such as connecting a schottky diode between the Vout and GND.

2) Make sure that the absolute maximum ratings of the external components and of this IC are not exceeded.
3) The DC/DC converter characteristics depend greatly on the externally connected components as well as on the characteristics of this IC, so refer to the specifications and standard circuit examples of each component when carefully considering which components to select.
Be especially careful of the capacitor characteristics and use X7R or X5R (EIA standard) ceramic capacitors.
The capacitance decrease caused by the bias voltage may become remarkable depending on the external size of the capacitor.
4) The $D C / D C$ converter of this IC uses a current-limiting circuit to monitor the coil peak current. If the potential dropout voltage is large or the load current is large, the peak current will increase, which makes it easier for current limitation to be applied which in turn could cause the operation to become unstable. When the peak current becomes large, adjust the coil inductance and sufficiently check the operation.

The following formula is used to show the peak current.
Peak Current: Ipk $=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUt }}\right) \times \mathrm{V}_{\text {OUt }} / \mathrm{V}_{\text {IN }} /(2 \times \mathrm{L} \times$ fosc $)+$ lout
L: Coil Inductance [H]
fosc: Oscillation Frequency [Hz]
Iout: Load Current [A]
5) If there is a large dropout voltage, a circuit delay could create the ramp-up of coil current with staircase waveform exceeding the current limit.

## NOTES ON USE (Continued)

6) Even in the PWM control, the intermittent operation occurs and the ripple voltage becomes higher, when the minimum On Time is faster than 85 ns (typ.) as well as the dropout voltage is large and output current is small.
7) The ripple voltage could be increased when switching from discontinuous conduction mode to continuous conduction mode and at switching to $100 \%$ Duty cycle. Please evaluate IC well on customer's PCB.
8) The PWM/PFM auto series may cause superimposed ripple voltage by continuous pulses if used in high temperature and no load conditions. It is necessary to set an idle current of higher than $100 \mu \mathrm{~A}$ from Vout if used at no load.
It can have the same effect as when $\mathrm{R}_{\mathrm{FB} 2}$ is lower than $7.5 \mathrm{k} \Omega$. Please refer to the
< Output Voltage Setting Value Voutset Setting > section under TYPICAL APPLICATION CIRCUIT.
9) If the voltage at the EN/SS Pin does not start from OV but it is at the midpoint potential when the power is switched on, the soft start function may not work properly and it may cause the larger inrush current and bigger ripple voltages.
10) In order to drive the IC normally, supply a stable input voltage to the Vin pin after reducing the AC impedance due to the bypass capacitor. In particular, if the amplitude of the input voltage fluctuates by 5 V or more and $\pm 0.1 \mathrm{~V} / \mu \mathrm{s}$ or more, there is a possibility that the UVLO function malfunctions due to fluctuations of the internal power supply of the IC.
In that case, switching is stopped in a protected state that prevents false pulse output from the Lx pin. After that, the soft start function gets started, it shifts to normal operation.
If the input voltage fluctuates momentarily, take measures such as increasing the input capacitance.
11) Torex places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.
12) Instructions of pattern layouts

The operation may become unstable due to noise and/or phase lag from the output current when the wire impedance is high, please place the input capacitor $\left(\mathrm{C}_{\mathrm{IN}}\right)$ and the output capacitor $\left(\mathrm{CL}_{\mathrm{L}}\right)$ as close to the IC as possible.
(1) In order to stabilize VIn voltage level, we recommend that a by-pass capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) be connected as close as possible to the $\mathrm{V}_{\mathrm{IN}}$ and GND pins.
If fluctuation of the $\mathrm{V}_{\text {IN }}$ potential is expected, please take measures such as increasing input capacitor (CIN).

(2) Please mount each external component as close to the IC as possible.

Please place the external parts on the same side of the PCB as the IC, not on the reverse side of the PCB and elsewhere.
(3) Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit Impedance.
(4) Make sure that the GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
(5) Please note that internal driver transistors bring on heat because of the load current and ON resistance of High side driver transistor, Low side driver transistor. Please make sure that the heat is dissipated properly, especially at higher temperatures.

## NOTE ON USE(Continued)

<Reference Pattern Layout> USP-6C

Layer 1


Layer 3


## SOT-89-5

Layer 1


Layer 3


Layer 2


Layer 4


Layer 2


Layer 4

(1) Efficiency vs. Output current

(2) Output Voltage vs. Output Current

(3) Ripple Voltage vs. Output Current


XD926xB75Dxx
$\left(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}\right)$
L=3.3 H (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB)


XD926xB75Dxx


## ■TYPICAL PERFORMANCE CHARACTERISTICS(Continued)

(5) UVLO Voltage vs. Ambient Temperature

XD926xB75xxx

(7) Stand-by Current vs. Ambient Temperature

XD926xB75Dxx

(6) Oscillation Frequency vs. Ambient Temperature

XD926xB75Dxx

(8) Lx SW ON Resistance vs. Ambient Temperature

XD926xB75Dxx

(9) Quiescent Current vs. Ambient Temperature

XD9267B75Dxx


XD9268B75Dxx


## TYPICAL PERFORMANCE CHARACTERISTICS(Continued)

(10) Internal Soft-Start Time vs. Ambient Temperature

XD926xB75Dxx

(12) PG Detect Voltage vs. Ambient Temperature

XD926xB75Dxx

(11) External Soft-Start Time vs. Ambient Temperature

## XD926xB75Dxx


(13) PG Output Voltage vs. Ambient Temperature

XD926xB75Dxx

(14) EN/SS Voltage vs. Ambient Temperature

XD926xB75Dxx


## TYPICAL PERFORMANCE CHARACTERISTICS(Continued)

(15) Load Transient Response

XD9267B75Dxx
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, Iout $=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=2.2 $\mu \mathrm{H}$ (CLF5030NIT-2R2N),
$\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


XD9267B75Dxx
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=5.0 \mathrm{~V}$, Iout $=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=3.3 $\mu \mathrm{H}$ (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $C L=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


XD9267B75Dxx
$\mathrm{V}_{\text {IN }}=24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {out }}=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=3.3 $\mu \mathrm{H}$ (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $C L=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


XD9268B75Dxx
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, Iout $=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=2.2 $\mu \mathrm{H}$ (CLF5030NIT-2R2N),
$\mathrm{C}_{\mathrm{CN}}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (CGA5L1 X7R1C106K160AC)


XD9268B75Dxx
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=5.0 \mathrm{~V}$, Iout $=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=3.3 $\mu \mathrm{H}$ (CLF5030NIT-3R3N), $\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) CL=10 $\mu \mathrm{F} \times 2$ (CGA5L1X7R1C106K160AC)


XD9268B75Dxx
$\mathrm{V}_{\text {IN }}=24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {out }}=10 \mathrm{~mA} \rightarrow 300 \mathrm{~mA}$
L=3.3 H H (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2(\mathrm{CGA} 4 \mathrm{~J} 3 \times 7 \mathrm{R} 1 \mathrm{H} 225 \mathrm{~K} 125 \mathrm{AB})$ $\mathrm{CL}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


## TYPICAL PERFORMANCE CHARACTERISTICS(Continued)

(16) Input Transient Response

XD926xB75Dxx
$\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V} \rightarrow 16 \mathrm{~V}, \mathrm{~V}_{\text {out }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {out }}=300 \mathrm{~mA}$ L=3.3 H (CLF5030NIT-3R3N), $\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $C L=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


XD926xB75Dxx
$\mathrm{V}_{\text {IN }}=8 \mathrm{~V} \rightarrow 16 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, Iour $=300 \mathrm{~mA}$
L=2.2 $\mu \mathrm{H}$ (CLF5030NIT-2R2N),
$\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)

(17) EN/SS Rising Response

## XD926xB75Dxx

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 12 \mathrm{~V}, \mathrm{~V}_{\text {Out }}=5 \mathrm{~V}$, Iout $=300 \mathrm{~mA}$
$\mathrm{L}=3.3 \mu \mathrm{H}$ (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2(\mathrm{CGA} 4 \mathrm{~J} 3 \times 7 \mathrm{R} 1 \mathrm{H} 225 \mathrm{~K} 125 \mathrm{AB})$
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $C L=10 \mu F \times 2$ (CGA5L1X7R1C106K160AC)


XD926xB75Dxx
$\mathrm{V}_{\text {IN }}=16 \mathrm{~V} \rightarrow 32 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {out }}=300 \mathrm{~mA}$
L=3.3 $\mu \mathrm{H}$ (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB)
$\mathrm{CL}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)
$V_{\text {out: }} 200 \mathrm{mV} /$ div

$$
\square-++\quad+\quad 1+\square
$$

XD926xB75Dxx
$\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 24 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, Iout $=300 \mathrm{~mA}$
$\mathrm{L}=3.3 \mu \mathrm{H}$ (CLF5030NIT-3R3N),
$\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2(\mathrm{CGA} 4 \mathrm{~J} 3 \times 7 \mathrm{R} 1 \mathrm{H} 225 \mathrm{~K} 125 \mathrm{AB})$ $C L=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


## TYPICAL PERFORMANCE CHARACTERISTICS(Continued)

(17) EN/SS Rising Response

## XD926xB75Dxx

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 12 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, Iout $=300 \mathrm{~mA}$ $\mathrm{L}=2.2 \mu \mathrm{H}$ (CLF5030NIT-2R2N),
$\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)

(18) VIN Rising Response

XD926xB75D
$\mathrm{V}_{\text {IN }}=0 \rightarrow 12 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$ L=3.3 H (CLF5030NIT-3R3N), $\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $\mathrm{CL}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


## XD926xB75Dxx

$\mathrm{V}_{\text {IN }}=0 \rightarrow 24 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, I Iout $=300 \mathrm{~mA}$
L=3.3 $\mu \mathrm{H}$ (CLF5030NIT-3R3N), $\mathrm{CIN}=2.2 \mu \mathrm{~F} \times 2$ (CGA4J3X7R1H225K125AB) $C L=10 \mu F \times 2$ (CGA5L1X7R1C106K160AC)


## XD926xB75Dxx

$\mathrm{V}_{\mathrm{IN}}=0 \rightarrow 12 \mathrm{~V}, \mathrm{~V}_{\text {ENSS }}=0 \rightarrow 12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, I Iout $=300 \mathrm{~mA}$
$\mathrm{L}=2.2 \mu \mathrm{H}$ (CLF5030NIT-2R2N),
$\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F} \times 2(\mathrm{CGA} 4 \mathrm{~J} 3 \mathrm{X} 7 \mathrm{R} 1 \mathrm{H} 225 \mathrm{~K} 125 \mathrm{AB})$ $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2$ (CGA5L1X7R1C106K160AC)


## PACKAGING INFORMATION

For the latest package information go to, www.torexsemi.com/technical-support/packages

| PACKAGE | OUTLINE / LAND PATTERN | THERMAL CHARACTERISTICS |
| :---: | :---: | :---: |
| SOT-89-5 | $\underline{\text { SOT-89-5 PKG }}$ | SOT-89-5 Power Dissipation |
| USP-6C | $\underline{\text { USP-6C PKG }}$ | $\underline{\text { USP-6C Power Dissipation }}$ |

## ■MARKING RULE

-SOT-89-5

(1)2) represents product series, products type,

| MARK |  | PRODUCT SERIES |
| :---: | :---: | :---: |
| $(1)$ | $(2)$ |  |
| K | 1 | XD9267B75***-Q |
|  | 2 | XD9268B75***-Q |

※USP-6C with underline mark
(3) presents Oscillation Frequency
-USP-6C(with underline mark)


| MARK | Oscillation Frequency | PRODUCT SERIES |
| :---: | :---: | :---: |
| $U$ | 2.2 MHz | XD926*B75D**-Q |

(4)(5) represents production lot number 01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ repeated (G, I, J, O, Q, W excluded)* No character inversion used.

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions, excluding when specified for in-vehicle use or other uses.
Do not use the product for in-vehicle use or other uses unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

[^0]:    Test Condition: Unless otherwise stated, $\left.\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{SS}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{PG}}=\mathrm{OPEN}^{*}{ }^{*} 4\right)$
    Peripheral parts connection conditions : $\mathrm{L}=3.3 \mu \mathrm{H}, \mathrm{R}_{F B 1}=680 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{FB} 2}=120 \mathrm{k} \Omega, \mathrm{C}_{F B}=12 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \times 2, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}$
    ${ }^{(* 4)}$ For the USP-6C Package only.
    ${ }^{\left({ }^{*} 5\right)}$ EFFI $=\{($ output voltage) $\times$ (output current) $\} /\{$ (input voltage) $\times$ (input current) $\} \times 100$

