


9A 900V N-channel Enhancement Mode Power MOSFET

1 Description

These N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. Which accords with the RoHS standard.


	$V_{DSS} = 900V$
	$R_{DS(on)} (TYP) = 0.9\Omega$
	$I_D = 9A$

2 Features

- Fast Switching
- Low ON Resistance($R_{dson} \leq 1.3\Omega$)
- Low Gate Charge(Typical Data:62nC)
- Low Reverse Transfer Capacitances(Typical:18pF)
- 100% Single Pulse Avalanche Energy Test
- 100% ΔV_{DS} Test

3 Applications

- used in various power switching circuit for system miniaturization and higher efficiency.
- Power switch circuit of adaptor and Charger.



4 Electrical Characteristics

4.1 Absolute Maximum Rating ($T_c=25^\circ C$, unless otherwise noted)

PARAMETER	SYMBOL	VALUE	UNIT	
Maximum Drain-Source DC Voltage	V_{DS}	900	V	
Maximum Gate-Drain Voltage	V_{GS}	± 30	V	
Drain Current(continuous)	$I_D (T=25^\circ C)$ $(T=100^\circ C)$	9	A	
		5.8	A	
Drain Current(Pulsed) ^(Note 1)	I_{DM}	36	A	
Single Pulse Avalanche Energy ^(Note 5)	E_{AS}	350	mJ	
Avalanche Energy Repetitive ^(Note 1)	E_{AR}	30	mJ	
Avalanche Current ^(Note 1)	I_{AR}	2.5	A	
Peak Diode Recovery dv/dt ^(Note 6)	dv/dt	5	V/ns	
Total Dissipation	$T_a=25^\circ C$	P_{tot}	2	W
	$T_c=25^\circ C$	P_{tot}	137	W
Gate-Source ESD (HBM-C=100pF,R=1.5K Ω)	$V_{ESD(G-S)}$	3000	V	
Junction Temperature	T_j	150	$^\circ C$	
storage Temperature	T_{stg}	-55~150	$^\circ C$	
Maximum Temperature for soldering	T_L	300	$^\circ C$	

4.2 Thermal Characteristics

PARAMETER	SYMBOL	VALUE	UNIT
Thermal Resistance Junction to Case-sink	R_{thJC}	0.91	$^\circ C/W$
Thermal Resistance Junction to Ambient	R_{thJA}	62.5	$^\circ C/W$





4.3 Electrical Characteristics (T_c=25°C, unless otherwise noted)

PARAMETER	SYMBOL	Test Condition	VALUE			UNIT
			MIN	TYP	MAX	
Off Characteristics						
Drain-source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	900	--	--	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =900V, V _{GS} =0V, T _C =25°C	--	--	25	μA
		V _{DS} =720V, V _{GS} =0V, T _C =125°C	--	--	250	μA
Gate-to-Source Forward Leakage	I _{GSSF}	V _{GS} =+20V	--	--	10	μA
Gate-to-Source Reverse Leakage	I _{GSSR}	V _{GS} =-20V	--	--	-10	μA
On Characteristics (Note 3)						
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	--	4	V
Drain-source on Resistance	R _{DS(on)}	V _{GS} =10V, I _D =4.5A	--	0.9	1.3	Ω
Dynamic Characteristics (Note 4)						
Forward Transfer conductance	g _{fs}	V _{DS} =15V, I _D =4.5A	--	10	--	S
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=1.0MHz	--	2712	--	pF
Output Capacitance	C _{oss}		--	205	--	
Reverse Transfer Capacitance	C _{rss}		--	18	--	
Switching Characteristics (note4)						
Turn-on Delay Time	t _{d(on)}	I _D =9A, V _{DD} =450V, V _{GS} =10V, R _G =4.7Ω	--	15	--	nS
Turn-on Rise Time	t _r		--	8	--	nS
Turn-off Delay Time	t _{d(off)}		--	69	--	nS
Turn-off Fall Time	t _f		--	25	--	nS
Total Gate Charge	Q _g	I _D =9A, V _{DD} =450V, V _{GS} =10V	--	62	--	nC
Gate-to-Source Charge	Q _{gs}		--	10	--	
Gate-to-Drain("Miller") Charge	Q _{gd}		--	21	--	
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{FSD}	V _{GS} =0V, I _S =9A	--	--	1.5	V
Diode Forward Current (Note 2)	I _S		--	--	9	A
Reverse Recovery Time	t _{rr}	T _J =25°C, I _F =9A, di _F /dt=100A/μs, V _{GS} =0V	--	305	--	nS
Reverse Recovery Charge	Q _{rr}		--	1960	--	nC

Notes:

- 1: Repetitive rating, pulse width limited by maximum junction temperature.
- 2: Surface mounted on FR4 Board, t_s≤10sec.
- 3: Pulse width ≤ 300μs, duty cycle ≤ 2%.
- 4: Guaranteed by design, not subject to production.
- 5: L=10mH, I_D=8.4A, V_{DD}=50V, V_{GATE}=900V, Start T_J=25°C.
- 6: I_{SD}=9A, di/dt≤100A/μs, V_{DD}≤BV_{DSS}, Start T_J=25°C.

5 Typical characteristics diagrams



5 Typical characteristics diagrams(continues)

Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



5 Typical characteristics diagrams(continues)

Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage








Figure 16. Typical Body Diode Transfer Characteristics





5 Typical characteristics diagrams(continues)





6 Typical Test Circuit and Waveform



1) Gate Charge Test Circuit & Waveform





2) Resistive Switching Test Circuit & Waveforms



3) Diode Reverse Recovery Test Circuit & Waveform

6 Typical Test Circuit and Waveform(continues)



4) Unclamped Inductive Switching Test Circuit & Waveforms

7 Product Names Rules

F X X N E X X

Packaging Code
220F: F 220: Nothing
251: B 252: D
262: I 263: E

Rated Voltage Code
With 2 Digital, For Example:
60 on behalf of 600V,
06 on behalf of 60v

Rated Current Code
With 1-2 Digital,
For Example:
4 on behalf of 4A,
10 on behalf of 10A,
08 on behalf of 0.8A

Special Function Code
E on behalf of build-in ESD
Nothing on behalf of not ESD


Channel Polarity Code
N on behalf of N channel
P on behalf of P channel

8 Product Specifications and Packaging Models

Product Model	Package Type	Mark Name	RoHS	Package	Quantity
9NE90	TO-220C	9NE90	Pb-free	Tube	1000/box
F9NE90	TO-220F	F9NE90	Pb-free	Tube	1000/box
I9NE90	TO-262	I9NE90	Pb-free	Tube	1000/box
E9NE90	TO-263	E9NE90	Pb-free	Tape & Reel	800/box


9 Dimensions

TO-220C PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	min.	max.	min.	max.
A	8.80	9.30	0.346	0.366
B	10.00	10.50	0.394	0.413
C	4.30	4.90	0.169	0.193
D	2.30	2.70	0.091	0.106
L	15.55	16.15	0.612	0.636
h	0.40	0.60	0.016	0.024
L1	3.15	3.55	0.124	0.140
L2	12.65	13.35	0.498	0.526
W	0.70	0.90	0.028	0.035
W1	1.15	1.55	0.045	0.061
H	2.54 TYP		0.100 TYP	
E	0.48	0.53	0.019	0.021
φ	2.90	3.40	0.114	0.134
E1	2.40	2.90	0.094	0.114
F	7.75	8.25	0.305	0.325
F1	7.35	7.85	0.289	0.309

TO-220F PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	min.	max.	min.	max.
A	8.80	9.30	0.346	0.366
B	9.70	10.30	0.382	0.406
C	4.25	4.75	0.167	0.187
D	1.20	1.45	0.047	0.057
E	0.40	0.60	0.016	0.024
H	2.54 TYP		0.100 TYP	
W	0.60	0.95	0.024	0.037
W1	1.05	1.45	0.041	0.057
W2	1.20	1.60	0.047	0.063
L	12.60	13.40	0.496	0.528
L1	2.45	2.95	0.096	0.116
L2	3.45	3.95	0.136	0.156
L3	8.15	8.65	0.321	0.341
φ	3.50	3.90	0.138	0.154

10 Attentions

- ROUM Semiconductor Technology CO.,LTD. reserves the right to change the specification without prior notice! The customer should obtain the latest version of the information before making the order and verify that the information is complete and up to date.
- It is the responsibility of the purchaser for any failure or failure of any semiconductor product under certain conditions. It is the responsibility of the purchaser to comply with safety standards and to take safety measures in the system design and machine manufacturing of Roma products in order to avoid potential risk of failure. Injury or property damage.
- Product promotion is endless, our company will be dedicated to provide customers with better products.

11 Appendix

Revision history:

Date	REV.	Description	Page
2017.03.14	1.0	Original	