

www.din-tek.jp

1200V N-Channel Silicon Carbide Power MOSFET


Features:

- High blocking voltage with low on-resistance
- High speed switching with low capacitance
- High operating junction temperature capability
- Very fast and robust intrinsic body diode

Applications:

- Solar inverters
- UPS
- Motor drivers
- High voltage DC/DC converters
- Switch mode power supplies

Package:



Part Number	Package				
DTN40N120SC4	TO247-4				

Absolute Maximum Ratings (Tc=25°C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V _{DS}	Drain-Source voltage	1200	V	V _{GS} =0V, I _D =100µA	
V_{GS}	Gate-Source voltage	-5 to 20	V	Recommended maximum	
1	Drain current (continuous)	42	А	V _{GS} =20V, T _C =25°C	Fig. 21
D		31	А	V _{GS} =20V, T _C =100°C	
Idm	Drain current (pulsed)	70	А	Pulse width limited by SOA	Fig. 24
Ртот	Total power dissipation	300	W	Tc=25°C	Fig. 22
T _{stg}	Storage temperature range	-55 to 175	°C		
Tı	Operating junction temperature	-55 to 175	°C		
				wave soldering only allowed	
ΤL	Solder Temperature	260	°C	at leads, 1.6mm from case	
				for 10 s	

Thermal Data

Symbol Parameter		Value	Unit	Note	
$R_{\theta(J-C)}$	R _{0(1-C)} Thermal Resistance from Junction to Case		°C/W	Fig. 23	

www.din-tek.jp

Electrical Characteristics (Tc=25°C unless otherwise specified)

Symbol	Parameter	Value			Unit	Test Conditions	Note
		Min.	Тур.	Max.			
DSS	Zero gate voltage drain current		5	100	μΑ	V _{DS} =1200V, V _{GS} =0V	
GSS	Gate leakage current			±100	nA	V _{DS} =0V, V _{GS} =-5~20V	
			3.6		V	$V_{GS}=V_{DS}$, $I_{D}=3.8mA$	
V_{TH}	Gate threshold voltage		2.7			V _{GS} =V _{DS} , I _D =3.8mA @ T _C =175°C	Fig. 8, 9
5	Static drain-source on- resistance		80	100	mΩ	V _{GS} =20V, I _D =10A @T _J =25°C	Fig. 4, 5, 6,
Ron			130		mΩ	V _{GS} =20V, I _D =10A @T _J =175°C	7
C_{iss}	Input capacitance		1680		рF	V _{DS} =800V, V _{GS} =0V, f=1MHz, V _{AC} =25mV	Fig. 16
C_{oss}	Output capacitance		69		рF		
Crss	Reverse transfer capacitance		6.7		рF		
Eoss	Coss stored energy		27		μĴ		Fig. 17
Eas	Avalanche energy, single pulse		0.75		J	I _D =20A, V _{DD} =50V, L=2mH	
Qg	Total gate charge		76		nC		Fig. 18
Q_{gs}	Gate-source charge		29		nC	V _{DS} =800V, I _D =20A, V _{GS} =-5 to 20V	
Q_{gd}	Gate-drain charge		34		nC		
Rg	Gate input resistance		4.2		Ω	f=1MHz	
Eon	Turn-on switching energy		154		μĴ	V_{DS} =800V, I_{D} =20A, V_{GS} =-3.5 to 20V, $R_{G(ext)}$ =2.0 Ω , L=290 μ H	
EOFF	Turn-off switching energy		80		μJ		Fig. 19, 20
t _{d(on)}	Turn-on delay time		8.9				
tr	Rise time		19.9				
t _{d(off)}	Turn-off delay time		14.7		ns		
tr	Fall time		9.5				

www.din-tek.jp

Reverse Diode Characteristics (Tc=25°C unless otherwise specified)

Symbol	Parameter	Value			Unit	Test Conditions	Note
		Min.	Тур.	Max.			
	Diode forward voltage		4.7		V	I _{SD} =10A, V _{GS} =0V	Fig. 10, 11, 12
Vsd			4.2		V	I _{SD} =10A, V _{GS} =0V, T _J =175°C	
trr	Reverse recovery time		10.2		ns	V _{GS} =0V, I _{SD} =20A, V _R =800V, di/dt=1100A/us	
Qrr	Reverse recovery charge		64		nC		
IRRM	Peak reverse recovery current		11.3		А		



DTN40N120SC4 www.din-tek.jp

Typical Performance (curves)






Fig. 1 Output Curve @ T_j=-55°C








Fig. 5 Normalized Ron vs. Temperature






Fig. 6 Ron vs. IDS @ Various Temperature








Fig. 9 Threshold Voltage vs. Temperature




Fig. 11 Body Diode curves @ T₁=25°C




Fig. 8 Transfer Curves @ Various Temperature




Fig. 10 Body Diode curves @ T_J=-55°C




Fig. 12 Body Diode curves @ T_J=175°C







Fig. 13 3rd Quadrant curves @ T₁=-55°C






Fig. 15 3rd Quadrant curves @ T_J=175°C






Fig. 17 Output Capacitor Stored Energy

Fig. 16 Capacitance vs. V_{DS}







www.din-tek.jp






Fig. 19 Switching Energy vs. R_{G(ext)}










Fig. 23 Thermal impedance








Fig. 22 Max. Power Dissipation Derating vs. Case Temperature





Fig. 24 Safe Operating Area



Package Information www.din-tek.jp

Package Dimensions



- 2. All Dimensions are in mm
- 3. Slot Required, Notch May Be Rounded
- 4. Dimension D&E Do Not Include Mold Flash

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Din-Tek Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Din-Tek"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Din-Tek makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Din-Tek disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Din-Tek's knowledge of typical requirements that are often placed on Din-Tek products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Din-Tek's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Din-Tek products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Din-Tek product could result in personal injury or death. Customers using or selling Din-Tek products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Din-Tek personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Din-Tek. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Din-Tek Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Din-Tek documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Din-Tek Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Din-Tek documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.