



NIKO-SEM**Dual N-Channel Enhancement Mode
Field Effect Transistor****PV616DA
SOP-8
Halogen-Free & Lead-Free****PRODUCT SUMMARY**

$V_{(BR)DSS}$	$R_{DS(on)}$	I_D
30V	8.5mΩ	12A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.



G : GATE
D : DRAIN
S : SOURCE

100% UIS Tested
100% Rg Tested

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	12	A
	$T_A = 70^\circ C$		9.7	
Pulsed Drain Current ¹		I_{DM}	48	
Avalanche Current		I_{AS}	24	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	28.8	mJ
Power Dissipation ³	$T_A = 25^\circ C$	P_D	2.4	W
	$T_A = 70^\circ C$		1.5	
Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$t \leq 10\text{s}$	$R_{\theta JA}$		52	°C / W
Junction-to-Ambient	Steady-State	$R_{\theta JA}$		70	
Junction-to-Case		$R_{\theta JC}$		25	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$.

³The Power dissipation is based on $R_{\theta JA} t \leq 10\text{s}$ value

NIKO-SEM
**Dual N-Channel Enhancement Mode
Field Effect Transistor**
**PV616DA
SOP-8
Halogen-Free & Lead-Free**
ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ C$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	30			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.4	1.75	2.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30V, V_{GS} = 0V$			1	μA
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 55^\circ C$			10	
Drain-Source On-State Resistance ⁴	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 12A$		8.5	13	$m\Omega$
		$V_{GS} = 10V, I_D = 12A$		6.6	8.5	
Forward Transconductance ⁴	g_{fs}	$V_{DS} = 5V, I_D = 12A$		62		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$		841		pF
Output Capacitance	C_{oss}			166		
Reverse Transfer Capacitance	C_{rss}			103		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$		2.4		Ω
Total Gate Charge ⁵	$Q_{g(VGS=10V)}$	$V_{DS} = 15V, I_D = 12A$		17		nC
	$Q_{g(VGS=4.5V)}$			9.2		
Gate-Source Charge ⁵	Q_{gs}			2.1		
Gate-Drain Charge ⁵	Q_{gd}			4.6		
Turn-On Delay Time ⁵	$t_{d(on)}$	$V_{DS} = 15V, I_D \geq 12A, V_{GS} = 10V, R_{GEN} = 6\Omega$		8.6		nS
Rise Time ⁵	t_r			62		
Turn-Off Delay Time ⁵	$t_{d(off)}$			25		
Fall Time ⁵	t_f			84		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$)						
Continuous Current	I_S	$I_F = 12A, V_{GS} = 0V$			2	A
Forward Voltage ⁴	V_{SD}				1.2	V
Diode Reverse Recovery Time	t_{rr}			8.2		nS
Diode Reverse Recovery Charge	Q_{rr}			1.8		nC

⁴Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.


⁵Independent of operating temperature.

NIKO-SEM


**Dual N-Channel Enhancement Mode
Field Effect Transistor**

PV616DA
SOP-8
Halogen-Free & Lead-Free


Output Characteristics




Transfer Characteristics




On-Resistance VS Gate-to-Source Voltage




On-Resistance VS Drain Current







On-Resistance VS Temperature



Capacitance Characteristic



NIKO-SEM**Dual N-Channel Enhancement Mode
Field Effect Transistor****PV616DA
SOP-8
Halogen-Free & Lead-Free****Gate charge Characteristics****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**