



NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK537BA
PDFN 5x6P
Halogen-Free & Lead-Free****PRODUCT SUMMARY**

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	8mΩ	-38A



G : GATE
D : DRAIN
S : SOURCE

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	-38	A
		-24	
		-12	
		-10	
Pulsed Drain Current ¹	I_{DM}	-100	
Avalanche Current	I_{AS}	-37	
Avalanche Energy	E_{AS}	68.4	mJ
Power Dissipation	P_D	20	W
		8.3	
		2.3	
		1.4	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		54	°C / W
Junction-to-Case	$R_{\theta JC}$		6	

¹Pulse width limited by maximum junction temperature.







²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$. The value in any given application depends on the user's specific board design.





NIKO-SEM
**P-Channel Logic Level Enhancement Mode
Field Effect Transistor**
PK537BA
PDFN 5x6P
Halogen-Free & Lead-Free
ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.6	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			-10	uA
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -12A		8.9	14	mΩ
		V _{GS} = -10V, I _D = -12A		5.9	8	
Forward Transconductance ¹	g _f	V _{DS} = -5V, I _D = -12A		40		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz	1971	2464	2956	pF
Output Capacitance	C _{oss}		299	374	448	
Reverse Transfer Capacitance	C _{rss}		162	271	379	
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz	2	3.9	5.9	Ω
Total Gate Charge ²	Q _{g(VGS=-10V)}	V _{DS} = -15V, I _D = -12A	48	60	72	nC
	Q _{g(VGS=-4.5V)}		22	27.6	33	
Gate-Source Charge ²	Q _{gs}		6.4	8	9.6	
Gate-Drain Charge ²	Q _{gd}		8.2	13.6	19	
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -15V, I _D ≈ -12A, V _{GS} = -10V, R _{GS} = 6Ω		22		nS
Rise Time ²	t _r			25		
Turn-Off Delay Time ²	t _{d(off)}			100		
Fall Time ²	t _f			75		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				-15	A
Forward Voltage ¹	V _{SD}	I _F = -12A, V _{GS} = 0V			-1.3.	V
Reverse Recovery Time	t _{rr}	I _F = -12A , dI _F /dt = 100 A / μS	7.8	26	44	nS
Reverse Recovery Charge	Q _{rr}		3.9	13	22	nC

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

Output Characteristics**Transfer Characteristics****Gate charge Characteristics****Capacitance Characteristic****On-Resistance VS Gate-To-Source****On-Resistance VS Drain Current**

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PK537BA
PDFN 5x6P
Halogen-Free & Lead-Free****On-Resistance VS Temperature****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**