



---

## CS1232User Manual

24-bit Sigma-Delta ADC

Rev 1.5

Mailing address: 9th Floor, Block A, Garden City Digital Building, No. 1079 Nanhai Avenue, Shekou, Nanshan District, Shenzhen

Postal Code: 518067

Company Tel: +(86 755)86169257

Fax: +(86 755)86169057

Company website: [www.chipsea.com](http://www.chipsea.com)

WeChat ID: Chipsea Technology

Wechat QR code:



## Version history

historic version	Modify the content	version date
REV 1.0	initial version	2011-08-25
REV 1.1	Changed clock description, added temperature sensor description	2011-09-20
REV 1.2	Change package data	2011-11-30
REV 1.3	Change the electrical characteristics table	2012-05-20
REV 1.4	modify readADTiming of Values: Section25individualSCLKWillDRDYPull up	2012-07-09
REV 1.5	replace with newlogo,Republish	2014-10-17

**Table of contents**

<b>Version History .....</b>	<b>2</b>
<b>Table of contents.....</b>	<b>3</b>
<b>1 Chip function description.....</b>	<b>5</b>
1.1 The main functional characteristics of the chip .....	5
1.2 Chip Applications .....	5
1.3 Basic structure and function description of the chip.....	6
1.4 Chip Maximum Limits .....	7
1.5 Digital Logic Characteristics .....	8
1.6 Electrical Characteristics.....	9
1.7 Noise Performance .....	11
1.8 Chip Pins .....	12
<b>2 Chip function module description.....</b>	<b>13</b>
2.1 Analog Input Front End .....	13
2.2 Temperature Sensor.....	14
2.3 low noisePGA Amplifier .....	15
2.4 Clock Source.....	16
2.5 reset and power down (POR & power down) .....	16
2.6 SPI Serial Communication .....	17
2.6.1 Build Time .....	17
2.6.2 Output rate.....	18
2.6.3 Data Format.....	18
2.6.4 Data preparation / data input and output ( <i>DRDY/DOUT</i> ) .....	19
2.6.5 Serial clock input (SCLK) .....	19
2.6.6 Data reception .....	20
2.6.7 Standby model.....	twenty one
2.6.8 Power-Up Sequence .....	twenty one
2.6.9 Power down model.....	twenty one
<b>3 Chip Package .....</b>	<b>twenty three</b>

Figure Catalog

picture1 CS1232Block Diagram .....	6
picture2 CS1232Chip Pin Diagram .....	12
picture3Analog Input Block Diagram .....	13
picture4 PGAsStructure Diagram .....	15
picture5 CS1232Clock Signals .....	16
picture6ChangeA0orTEMPSettling time graph after pin input .....	17
picture7 CS1232Settling Time in Continuous Conversion Mode .....	18
picture8 CS1232Read Data Timing Diagram .....	20
picture9 CS1232read data timing and willDRDY/DOUTPull High Timing .....	20
picture10 StandbyMode Timing Diagram .....	twenty one
picture11 CS1232Power-on sequence diagram.....	twenty one
picture12 Power DownMode Timing Diagram .....	twenty two
picture13 chipTSSOP-24Package Dimensions Information .....	twenty three

table directory

surface1 CS1232Limit value .....	7
surface2 CS1232Digital Logic Characteristics .....	8
surface3 CS1232Electrical Characteristics (AVDD = DVDD = 5V) .....	9
surface4 CS1232Electrical Characteristics (AVDD = DVDD = 3V) .....	10
surface5Noise Performance Table .....	11
surface6 PINFoot Description .....	12
surface7Setup Time Timing Diagram .....	17
surface8Output Rate Settings.....	18
surface9Ideal output code and input signal(1).....	18
surface10 Read Data Timing Table .....	20
surface11 StandbyMode Timing Table.....	twenty one
surface12 Power DownMode Timing Table.....	twenty two

## 1 Chip function description

CS1232 is a high-precision, low-power analog-to-digital conversion chip. Its resolution is 24bit, the effective resolution can reach 20.8bit. Can

Widely used in process control, gravimetric, liquid/gas chemical analysis, blood analysis, smart transmitters, portable measuring instruments

### field

#### 1.1 The main functional characteristics of the chip


- Integrated low noise PGA, the magnification is optional 1, 2, 64, 128
- integrated 24-bit differential input with no missing codes ADC, PGA=128 Time ENOB for 20.8bit
- PPnoise: 10Hz: 139nV; 80Hz: 298nV
- integrated RC oscillator ( $\pm 8\%$ ), or external crystal oscillator or clock input
- output rate 10Hz/80Hz optional
- integrated 2-wire SPI Communication Interface
- Integrated temperature sensor
- INL less than 0.001%

#### 1.2 Chip applications

- Industrial Process Control
- electronic scale
- Liquid/Gas Chemical Analysis
- blood meter
- Smart Converter
- portable device

1.3 Chip basic structure and function description

CS1232 is a high precision, low power consumption Sigma-Delta Analog-to-digital conversion chip, built-in 1 road Sigma-Delta ADCs. AD third-order Sigma-Delta Modulator, implemented with a low-noise instrumentation amplifier structure PGA magnify, magnify optional 1, 2, 64, 128. exist PGA=128, the effective resolution can reach 20.8 bit. CS1232 output rate 10Hz/80Hz Optional. CS1232 built-in RC Oscillator, you can use an external crystal oscillator, or you can use the pin CKIN/XTAL1 Input the clock directly. CS1232 have Standby, Power down and other lower power modes.



picture1 CS1232Schematic diagram

**1.4 Chip maximum limit**

surface1 CS1232limit value

<b>name</b>	<b>symbol</b>	<b>minimum</b>	<b>maximum</b>	<b>unit</b>
Analog supply voltage	AVDD	- 0.3	6	V
Digital supply voltage	DVDD	- 0.3	6	V
Voltage difference between digital ground and analog ground		- 0.3	0.3	V
Power instantaneous current			100	mA
Power constant current			10	mA
Digital pin input voltage		- 0.3	DVDD+0.3	V
Analog pin input voltage		- 0.3	AVDD+0.3	V
Festival temperature			150	°C
Operating temperature		- 40	105	°C
Storage temperature		- 60	150	°C
Chip pin soldering temperature			240	°C

**1.5 digital logic characteristics**

surface2 CS1232 digital logic characteristics

parameter	minimum	typical	maximum	unit	Condition Description
V <sub>IH</sub>	0.7×DVDD		DVDD+0.1	V	
V <sub>IL</sub>	DGND		0.3×DVDD	V	
V <sub>IH</sub> (PWDN)	0.8×DVDD		DVDD+0.1	V	
V <sub>IL</sub> (PWDN)	DGND		0.2×DVDD	V	
V <sub>OH</sub>	DVDD-0.4		DVDD	V	I <sub>oh</sub> =1mA
V <sub>OL</sub>	DGND		0.2×DVDD	V	I <sub>oL</sub> =1mA
I <sub>IH</sub>			10	uA	V <sub>I</sub> =DVDD
I <sub>IL</sub>	- 10			uA	V <sub>I</sub> =DGND
External clock operating frequency range <sup>(1)</sup>	0.2	4.9152	8	MHz	
Serial port clock operating frequency range <sup>(2)</sup>			2	MHz	

(1) Chip operating clock frequency

(2) Frequency of serial communication clock SCLK



**1.6 Electrical Characteristics**

All parameters tested at ambient temperature -20~85°C, AVDD = DVDD = 5V, REFP = 5V, REFN = 0V conditions, unless otherwise noted.

surface3 CS1232 Electrical Characteristics (AVDD = DVDD = 5V)

parameter	condition	minimum	Typical value	maximum value	unit
<b>analog input</b>					
Full-scale input voltage (AINP-AIN)			$\pm 0.5V_{REF}/PGA$		V
Common Mode Input Voltage	PGA=1,2	AGND-0.1		AVDD+0.1	V
	PGA=64,128	AGND+1.5		AVDD-1.5	V
Common Mode Voltage Rejection Ratio			125		dB
Differential input impedance	PGA=64,128		> 1		GΩ
	PGA=1,2		> 1		GΩ
<b>System performance</b>					
Resolution	No missing codes		twenty four		Bits
ADrate	clock for 4.9152MHz		10	80	Hz
Build time	full build		4		conversion cycle
PPnoise	PGA=128, DR=10Hz		139		nv
Integral linearity	PGA=128		$\pm 6$		ppm
offset error	PGA=128		- 1		uV
offset error drift	PGA=128		25		nv/°C
gain error	PGA=128		$\pm 0.1$		%
Gain Error Drift	PGA=128		6		ppm/°C
<b>Reference voltage input</b>					
Negative reference voltage input	REFN	AGND-0.1		AGND+0.6	V
Positive reference voltage input	REFP	REFN +2.5		AVDD+0.1	V
REFP-REFN		2.5	AVDD	AVDD+0.1	V
Reference Voltage Rejection Ratio			54		dB
<b>power supply</b>					
Analog supply voltage	AVDD	2.8	5	5.5	V
Digital supply voltage	DVDD	2.8	5	5.5	V
Supply Voltage Rejection Ratio	PGA=1,2		90		dB
	PGA=64,128		110		dB
Analog partial current	ordinary	PGA=1,2	2		mA
	model	PGA=64,128	3		mA
		Standby mode	6		uA
		Power down	0.1		uA
Digital part current		normal mode	400		uA
		Standby mode	150		uA
		Power down	1.5		uA
<b>clock</b>					
Internal oscillator frequency		4.6	5	5.4	MHz
Built-in clock temperature drift			250		ppm/°C
External clock frequency		0.2	4.9152	8	MHz

All parameters tested at ambient temperature-20~85°C, AVDD = DVDD = 3V, REFP = 3V, REFN = 0V conditions, unless otherwise noted.

surface4 CS1232 Electrical Characteristics (AVDD = DVDD = 3V)


parameter	condition	minimum	Typical value	maximum value	unit
<b>analog input</b>					
Full-scale input voltage (AINP-AIN)			0.5VREF/PGA		V
Common Mode Input Voltage	PGA=1,2	AGND-0.1		AVDD+0.1	V
	PGA=64,128	AGND+1.5		AVDD-1.5	V
Common Mode Voltage Rejection Ratio			125		dB
Differential input impedance	PGA=64,128		> 1		GΩ
	PGA=1,2		> 1		GΩ
<b>System performance</b>					
Resolution	No missing codes		twenty four		Bits
ADrate	clock for 4.9152MHz		10	80	Hz
Build time	full build		4		conversion cycle
PPnoise	PGA=128, DR=10Hz		145		nv
Integral linearity	PGA=128		±6		ppm
offset error	PGA=128		- 1		uV
offset error drift	PGA=128		25		nv/°C
gain error	PGA=128		±0.1		%
Gain Error Drift	PGA=128		6		ppm/°C
<b>Reference voltage input</b>					
Negative reference voltage input	REFN	AGND-0.1		AGND+0.6	V
Positive reference voltage input	REFP	REFN +1.5		AVDD+0.1	V
REFP-REFN		1.5	AVDD	AVDD+0.1	V
Reference Voltage Rejection Ratio			54		dB
<b>power supply</b>					
Analog supply voltage	AVDD	2.8	5	5.5	V
Digital supply voltage	DVDD	2.8	5	5.5	V
Supply Voltage Rejection Ratio	PGA=1,2		90		dB
	PGA=64,128		110		dB
Analog partial current	ordinary model	PGA=1,2	1.8		mA
		PGA=64,128	2.7		mA
	Standby mode		3		uA
	Power down		0.1		uA
Digital part current	normal mode		360		uA
	Standby mode		100		uA
	Power down		1.5		uA
<b>clock</b>					
Internal oscillator frequency		4.4	5	5.6	MHz
Built-in clock temperature drift			250		ppm/°C
External clock frequency		0.2	4.9152	8	MHz

**1.7 Noise performance**

surface5Noise performance table

condition	speed	gain	RMSnoise	P-Pnoise	ENOB(RMS)	NOISE-FREE BITS
AVDD=5V VREF=5V	10Hz	1	400nV	1.69uV	23.6	21.5
		2	278nV	900nV	23.1	21.4
		64	23nV	149nV	21.7	19.0
		128	21nV	139nV	20.8	18.1
	80HZ	1	1.57uV	9.53uV	21.6	19
		2	903nV	5.87uV	21.4	18.7
		64	56nV	342nV	20.4	17.8
		128	56nV	298nV	19.4	17
AVDD=3V VREF=3V	10Hz	1	334nV	2.02uV	23.1	20.5
		2	291nV	1.43uV	22.3	20
		64	26nV	167nV	20.8	18.1
		128	23nV	145nV	20.0	17.3
	80HZ	1	2.02uV	11.44uV	20.5	18
		2	943nV	5.34uV	20.6	18.1
		64	63nV	383nV	19.5	16.9
		128	67nV	358nV	18.4	16

## 1.8chip pin



picture2 CS1232Chip Pin Diagram

surface6 PINfoot description


serial number	pin name	input Output	illustrate															
1	DVDD	P	digital power															
2	DGND	P	digitally															
3	CLKIN/XTAL1	DI	External crystal oscillator port, can provide external clock input															
4	XTAL2	DI	External crystal oscillator port															
5	DGND	P	digitally															
6	DGND	P	digitally															
7	TEMP	DI	Internal temperature sensor control:0: Disable;1:Enable															
8	A0	AI	Channel selection:0: select channel1;1: select channel2															
9	CAP1	AI	PGA amplifier output,CAP1,CAP2external connection between0.1uFcapacitance															
10	CAP2	AI																
11	AINP1	AI	aisle1positive input															
12	AINN1	AI	aisle1negative input															
13	AINN2	AI	aisle2negative input															
14	AINP2	AI	aisle2positive input															
15	REFN	AI	Reference voltage negative input															
16	REFP	AI	Reference voltage positive input															
17	AGND	P	Analogously															
18	AVDD	P	analog power															
19	GAIN0	AI	PGAchoose <table border="1"> <thead> <tr> <th>GAIN1</th> <th>GAIN0</th> <th>GAIN</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>2</td></tr> <tr><td>1</td><td>0</td><td>64</td></tr> <tr><td>1</td><td>1</td><td>128</td></tr> </tbody> </table>	GAIN1	GAIN0	GAIN	0	0	1	0	1	2	1	0	64	1	1	128
GAIN1	GAIN0	GAIN																
0	0	1																
0	1	2																
1	0	64																
1	1	128																
twenty one	SPEED	DI	Output rate selection: speed=0,10Hz;speed=1,80Hz															
twenty two	PWDN	DI	power downControl port (active low)															
twenty three	SCLK	DI	SPIclock input port															
twenty four	DRDY/DOUT	DO	SPIData input/output port															

## 2Chip function module description

### 2.1Analog input front end

CS1232have1roadADC,integrated2Channel differential input, signal input can be differential input signalAINP1, AINN1orAINP2,AINN2, can also be switched to the output signal of the temperature sensor.AINP1,AINN1or AINP2,AINN2switching byA0control, the switching of the temperature sensor is made byTEMPpin control. Its basic structure is

As shown below:



picture3Analog Input Block Diagram

## 2.2 Temperature Sensor

The temperature measurement function is provided inside the chip. when `PIN脚TEMP` When connected high, `ADC` The analog signal input is connected to the internal temperature sensor, other analog input signals are invalid. `ADC` Derive by measuring the voltage difference output by the internal temperature sensor the actual temperature value. when `TEMP=1` hour, `ADC` Only support `PGA=1` and `PGA=2`. when the pin `GAIN0=0`, `TEMP=1`, at this time the temperature sensor `PGA=1`. when the pin `GAIN0=1`, `TEMP=1`, at this time the temperature sensor of `PGA=2`.


The temperature sensor requires a single point calibration. Correction method: at a certain temperature point `A`, use the temperature sensor to measure get code value `Ya`.

Then other temperature points `B` corresponding temperature =  $Yb * (273.15 + A) / Ya - 273.15$

`A` The unit of temperature is Celsius. `Ya` Yes `A` The point corresponds to the temperature code value. `Yb` Yes `B` The point corresponds to the temperature code value.


### 2.3 low noise PGA Amplifier

CS1232 Integrated low noise, low drift PGA The amplifier is connected to the differential output of the bridge sensor, and its internal basic structure is shown in the figure 4 shown, the pre-resistance EM filter circuit  $R=450\Omega$ ,  $C=18pF$  accomplish 20MHz high frequency filtering. low noise PGA Amplifier through  $Rf1$ ,  $R1$ ,  $Rf2$  accomplish 64 multiplied, and composed of the post-stage circuit 64 and 128 of PGA enlarge. through the pin  $GAIN1$ ,  $GAIN0$  control to choose 1 times, 2 times, 64 times, 128 different gain multiples. when using  $PGA=1, 2$  hour, 64 times as low noise PGA The amplifier is turned off to save power. exist  $CAP$  connect an external  $0.1\mu F$  capacitor, with built-in  $2k\Omega$  resistance  $R_{INT}$  form a low-pass filter circuit for low noise PGA high-frequency filtering of the amplifier output signal, while the low-pass filter can also be used as ADC anti-aliasing filter.



picture4 PGAStructure diagram

## 2.4 clock source



picture5 CS1232clock signal

CS1232An external input clock, external crystal oscillator or built-in oscillator circuit can be used to provide the clock frequency required by the system,

picture5forCS1232The basic structure diagram of the clock system,CLK\_DETECTUsed to detect the presence of an external clock to determine

turn off or turn on the built-in oscillator circuit, whenCLKIN/XTAL1frequency of more than200kHzhour,CLK\_DETECTlose

output low to turn off the built-in oscillator circuit, whenCLKIN/XTAL1frequency is less than200kHzhour,CLK\_DETECTof

Set the output high to turn on the built-in oscillator circuit, it is recommended to use the built-in oscillator circuit toCLKIN/XTAL1set low.

When using an external crystal, connect the crystal to the pinCLKIN/XTAL1andXTAL2, and inCLKIN/XTAL1and

XTAL2pin connection10pFcapacitor to ground.

## 2.5 reset and power down (POR & power down)

When the chip is powered on, the built-in power-on reset circuit will automatically reset the chip. the pinPDWNport is pulled low to enable

Entire system entersPower downstate, when the power consumption is lower than1.6uA, in normal use thePDWNPull high.



## 2.6 SPI Serial communication


CS1232 uses 2-wire SPI serial communication, via SCL and  $\overline{DRDY/DOUT}$ . Data can be received. CS1232 can continuously convert the analog input signal, when the  $\overline{DRDY/DOUT}$  is pulled low, it indicates that the data is ready, the first input SCL you can put twenty-four bits. The MSB of the value is read, after that, put all the twenty-four bits of data read, after  $\overline{DRDY/DOUT}$  will keep the last bit of data until the next data is ready to pull high, after that when  $\overline{DRDY/DOUT}$  is pulled low again, indicating that the new data has been converted and the next data read can be performed. After receiving a set of data, it should keep SCL level is low, preventing SCL high level for too long, so that CS1232 mistakenly enters standby mode. Each data read may not need to be read 24-bit data, read all 24-bit data has no effect on the next analog-to-digital conversion.

### 2.6.1 Build time

The digital part needs four data conversion cycles to meet the settling time requirements of the analog input signal and the filter.

The chip switches from an external differential input signal to a temperature sensor, from a temperature sensor to an external differential input signal, or via

It takes four data conversion cycles to switch between tracks until new correct data arrives. The whole establishment process is shown in the following figure:




picture6ChangeA0orTEMPsettling time graph after pin input

surface7Setup Time Timing Diagram

parameter	describe <sup>(1)</sup>	minimum	maximum value	unit
$t_s$	ChangeA0orTEMP post build time	40	50	us
$t_1$	build time ( $\overline{DRDY/DOUT}$ keep high flat)	SPEED = 1	57	ms
		SPEED = 0	407	ms

(1) value is in fclk=4.9152MHz. When the corresponding value, different fclk frequency, value and other proportional changes.

During the continuous conversion process, if the external differential input signal changes suddenly, the settling time is also required. mutation signal needs 4 conversion cycles are established, the first 5 conversion cycles to get the final AD value. Describing Mutation Letters number creation process. If the signal mutates again during the establishment process, the previous establishment is ignored and a new 4 individual conversion cycle is established, followed by the first 5 conversion cycles to get the final AD value.



picture7 CS1232 Settling time in continuous conversion mode

### 2.6.2 output rate

The output rate can be passed through SPEED pin settings. When SPEED is low, the output rate is 10Hz, the output rate has minimal noise, and 50Hz/60Hz noise has a good suppression effect; when SPEED is high, the output rate is 80Hz.

surface8 Output rate setting

SPEEDpin	output rate	
	clock for 4.9152MHz	external clock
0	10Hz	$f_{CLK}/491,520$
1	80Hz	$f_{CLK}/61,440$

### 2.6.3 Data Format

The output data is twenty four bit 2's complement, MSB (MSB) is output first. least significant bit (LSB) for  $(0.5V_{REF}/Gain)/(2^{23}-1)$ . A positive full-scale output code is 7FFFFFFH, the negative full-scale output code is 800000H. The table below shows the ideal output codes for different analog input signals.

surface9 Ideal output code and input signal(1)

input signal $V_{IN}(A_{INP}-A_{INN})$	ideal output
$\geq +0.5V_{REF}/Gain$	7FFFFFFH
$(+0.5V_{REF}/Gain)/(2^{23}-1)$	000001H
0	000000H
$(-0.5V_{REF}/Gain)/(2^{23}-1)$	FFFFFFFH
$\leq -0.5V_{REF}/Gain$	800000H

(1) regardless of noise, INL, the effects of offset error and gain error

#### 2.6.4 Data preparation / data input and output (*DRDY/DOUT*)


*DRDY/DOUT* pins have 2 uses. First, when the output is low, it means that the new data has been converted; the third Second, as a data output pin, when the data is ready, in the first individual SCLK after the rising edge of *DRDY/DOUT* Output the most significant bit of the converted data (MSB). in each SCLK the rising edge of *DRDY/DOUT*, the data will automatically shift 1 bit. exist twenty four individual SCLK after that, put all the twenty four bit DOUT data read, after *DRDY/DOUT* will keep the last digit According to the data, it will be pulled high until the next data is ready, after that when the *DRDY/DOUT* is pulled low again, indicating new data The conversion has been completed, and the next data read can be performed.

#### 2.6.5 Serial clock input (SCLK)


The serial clock input is a digital pin. This signal should be guaranteed to be a clean signal, glitch or slow rising edge may result in reading incorrect data or erroneously entering an incorrect state. Therefore, it should be guaranteed SCLK The rise and fall times are small At 50ns.

2.6.6 data reception

CS1232 can continuously convert the analog input signal, when the DRDY/DOUT After pulling low, it indicates that the data is ready to accept, the first entered SCLK The highest bit of the output can be read out, and the twenty four individual SCLK After that, put all the twenty four bit DOUT data read, after DRDY/DOUT will hold the last bit of data until it is pulled high, pass pass 25 individual SCLK can DRDY/DOUT pulled high, then when DRDY/DOUT is pulled low again, indicating a new The data is ready to be accepted for the next data transformation. Its basic timing is shown in the figure:



picture8 CS1232Read data timing diagram




picture9 CS1232read data timing and will DRDY/DOUT pull-up timing

surface10Read data timing table

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t2	DRDY/DOUT After going low to the first SCLK rising edge	0			ns
t3	SCLK High-level or low-level pulse width	250			ns
t4	SCLK Rising edge to new data bit valid (propagation delay)			200	ns
t5	SCLK Rising edge to old data bit valid (hold time)	0			ns
t6	Data update, do not allow to read previous data	39			us
t7	Conversion time (1/data rate)	SPEED = 1	12.5		ms
		SPEED = 0	100		ms

### 2.6.7 Standby model

Standby mode reduces power consumption by shutting down most circuits. In standby mode, the entire analog circuit is turned off, only a clock circuit is working. The way the pattern is, *DRDY/DOUT* After going low (data ready), keep *SCLK* high level to enter standby mode. Entering standby mode is the way to read data in any process. When *SCLK* keep high to satisfy  $t_{10}$ , standby mode will be activated. Entering standby mode, *DRDY/DOUT* will remain high. In standby mode, *SCLK* must be held high at all times. When *SCLK* goes low, the chip exits standby. The schema starts a new data transformation.



picture10 Standby Mode Timing Diagram


surface11 Standby Mode Timing Table

parameter	describe		minimum	maximum value	unit
t9(1)	exist <i>DRDY/DOUT</i> After going low, <i>SCLK</i> Pull up to enter standby mode	SPEED = 1	0	12.44	ms
		SPEED = 0	0	99.94	ms
t10(1)	standby mode activation time	SPEED = 1	12.46		ms
		SPEED = 0	99.96		ms
t11(1)	quit standby After the data is ready	SPEED = 1	57	57	ms
		SPEED = 0	407	407	ms

(1) value is in  $f_{clk} = 4.9152\text{MHz}$  When the corresponding value, different  $f_{clk}$  Frequency, value proportional change

### 2.6.8 Power up sequence


*AVDD* and *DVDD* gotta be *PDWN* Power up before the signal goes high.



picture11 CS1232 Power-on sequence diagram

### 2.6.9 Power down model

When the signal is valid, all circuits of the chip are turned off, and the power consumption is less than 1.6uA. just put PDWN pin is held low to enter Power down model.



picture12 Power Down Mode Timing Diagram


surface12 Power Down Mode Timing Table

parameter	describe	Typical value	unit
t13(1)	existPOWER DOWNWake-up time in mode	internal time	7.95 us
		external time	0.16 us
		crystal oscillator	5.6 ms
t14(1)	PDWN pulse width	26 (min)	us

(1) value is infclk=4.9152MHz When the corresponding value, different fclk Frequency, value proportional change

### 3 Chip packaging

useTSSOP-24package



picture13chipTSSOP-24Package Size Information