



CS1237User Manual

24-bit Sigma-Delta ADC

Rev 1.1

Mailing address: 9th Floor, Block A, Garden City Digital Building, No. 1079 Nanhai Avenue, Shekou, Nanshan District, Shenzhen

Postal Code: 518067

Company Tel: +(86 755)86169257

Fax: +(86 755)86169057

Company website: www.chipsea.com

WeChat ID: Chipsea Technology

Wechat QR code:



Version history

historic version	Modify the content	version date
REV 1.0	initial version	2014-3-26
REV 1.1	1. Correct the format 2. Modify Differential Input Impedance Parameters 3. Revise PPNoise parameters 4. Modify Common Mode Input Range Parameters	2014-10-17

Table of contents

Version History	2
Table of contents	3
1 Chip function description	5
1.1 The main functional characteristics of the chip	5
1.2 Chip Applications	5
1.3 Basic structure and function description of the chip.....	6
1.4 Chip Absolute Maximum Limits	7
1.5 CS1237Digital Logic Characteristics	7
1.6 CS1237Electrical Characteristics.....	8
1.7 Chip Pins	9
2 Chip function module description	10
2.1 Analog Input Front End	10
2.2 Temperature Sensor.....	10
2.3 low noisePGA Amplifier	11
2.4 Clock Source.....	12
2.5 reset and power down (POR&power down)	12
2.6 SPI Serial Communication	13
2.6.1 Build Time	13
2.6.2 ADC Data output rate.....	14
2.6.3 Data Format.....	14
2.6.4 Data preparation / data input and output (<i>DRDY/DOUT</i>)	14
2.6.5 Serial clock input (SCLK)	14
2.6.6 Data sending.....	15
2.6.7 Functional configuration.....	16
2.6.7.1 SPI Command word.....	16
2.6.7.2 SPI register.....	17
2.6.8 Power down model.....	18
3 Chip Packaging	19

Figure Catalog

picture1 CS1237Block Diagram	6
picture2 CS1237Chip Pin Diagram	9
picture3Analog Input Block Diagram	10
picture4 PGAsStructure Diagram	11
picture5 CS1237data creation process1	13
picture6 CS1237data creation process2	13
picture7 CS1237Read data timing diagram1	15
picture8 CS1237Read data timing diagram2	15
picture9Functional Configuration Timing Diagram.....	16
picture10 CS1237 PowerDownSchematic Diagram	18
picture11 chipSOP8Package Dimensions Information	19

table directory

surface1 CS1237Limit value	7
surface2 CS1237Digital Logic Characteristics	7
surface3 CS1237Electrical Characteristics (VDD = 5V,3.3V)	8
surface4 CS1237Power supply electrical characteristics (VDD = 5V)	8
surface5 CS1237Power supply electrical characteristics (VDD = 3.3V)	8
surface6 PINFoot Description	9
surface7Output Rate Settings.....	14
surface8Ideal output code and input signal ₍₁₎	14
surface9Read Data Timing Table	15
surface10 CS1237Command word description table.....	16
surface11 ConfigRegister Description Table	17

1 Chip function description

CS1237 It is a high-precision, low-power analog-to-digital conversion chip, one differential input channel, built-in temperature sensor and High precision oscillator.

CS1237 of PGA Optional: 1, 2, 64, 128, The default is 128.

CS1237 in normal mode ADC Data output rate optional: 10Hz, 40Hz, 640Hz, 1.28kHz, default for 10Hz;

MCU able to pass 2 linear SPI interface SCLK, \overline{DRDY} and \overline{DOUT} and CS1237 to communicate, to row configuration, such as channel selection, PGA selection, output rate selection, etc.

1.1 The main functional characteristics of the chip

- Built-in crystal oscillator
- Integrated temperature sensor
- bring Power down Function
- 2 Wire SPI interface, the fastest speed is 1.1MHz

ADC Features:

- twenty four No missing codes
- PGA Optional magnification: 1, 2, 64, 128
- 1 road twenty four differential input with no missing codes, the PGA=128 Time ENOB for 20bit (5V) 19.5bit (3.3V)
- PP noise: PGA=128, 10Hz: 180nV;
- INL less than 0.0015%
- Output rate optional: 10Hz, 40Hz, 640Hz, 1.28kHz
- In-band short function

1.2 Chip applications

- Industrial Process Control
- electronic scale
- Liquid/Gas Chemical Analysis
- blood meter
- Smart Converter
- portable device


1.3 Chip basic structure and function description

CS1237 is a high precision, low power consumption Sigma-Delta Analog-to-digital conversion chip, built-in one channel Sigma-Delta ADC, one differential input channel and one temperature sensor, ADC two-stage sigma delta modulator, via low noise The realization of the amplifier structure for sound instrument PGA magnification, the magnification is optional: 1, 2, 64, 128. exist PGA=128 when valid Resolution up to 20bit (works in 5V).

CS1237 built-in RC oscillator, no external crystal is required.

CS1237 able to pass $\overline{DRDY}/DOUT$ and SCLK Configuration of various functional modes, e.g. as temperature detection, PGA choose, ADC data output rate selection, etc.

CS1237 have Power down model.



picture1 CS1237 Schematic diagram

1.4 Chip Absolute Maximum Limit

surface1 CS1237limit value

name	symbol	minimum	maximum	unit
voltage	VDD	- 0.3	6	V
Power instantaneous current			100	mA
Power constant current			10	mA
Digital pin input voltage		- 0.3	DVDD+0.3	V
Digital output pin voltage		- 0.3	DVDD+0.3	V
Festival temperature			150	°C
Operating temperature		- 40	85	°C
Storage temperature		- 60	150	°C
Chip pin soldering temperature			240	°C

1.5 CS1237digital logic characteristics

surface2 CS1237digital logic characteristics

parameter	minimum	typical	maximum	unit	Condition Description
VIH	$0.7 \times DVDD$		$DVDD+0.1$	V	
VIL	DGND		$0.3 \times DVDD$	V	
VOH	$DVDD-0.4$		DVDD	V	Ioh=1mA
VOL	DGND		$0.2 \times DVDD$	V	IoL=1mA
IIH			10	μA	VI=DVDD
IIL	- 10			μA	VI=DGND
serial clockSCLKworking frequency			1.1	MHz	

1.6 CS1237 Electrical Characteristics

All parameters tested at ambient temperature -40~85°C and built-in benchmark conditions, unless otherwise noted.

surface3 CS1237 Electrical Characteristics (VDD = 5V, 3.3V)

parameter	condition	minimum	Typical value	maximum value	unit
analog input					
Full-scale input voltage (A1NP-A1NN)			$\pm 0.5V_{REF}/PGA$		V
Common Mode Input Voltage	PGA=1,2	AGND-0.1		AVDD+0.1	V
	PGA=64,128	AGND+0.75		AVDD-0.75	V
Differential input impedance	PGA=1,2		190		MΩ
	PGA=64,128		28		MΩ
System performance					
Resolution	No missing codes		twenty four		Bits
ADrate			10	1280	Hz
Build time	full build	3: ADC output rate is 10\40Hz, 4: ADC output rate is 640\1280Hz			conversion cycle
PPnoise	PGA=128,10Hz		180		nv
Effective precision	PGA=128,10Hz		20(5V) 19.5(3.3V)		Bit
Integral linearity	PGA=128		± 15		ppm
offset error	PGA=128		± 1.4		μV
offset error drift	PGA=128		20		nv/°C
gain error	PGA=128		± 0.5		%
Gain Error Drift	PGA=128		8		ppm/°C
Reference voltage input					
Reference voltage input	REFIN	1.5	VDD	VDD+0.1	V
Reference voltage output					
Reference voltage output	REFOUT		VDD		V
clock					
Internal oscillator frequency			5.2		MHz
Built-in clock temperature drift			250		ppm/°C
Temperature Sensor					
Temperature measurement error	TempError		± 3		°C


surface4 CS1237 Power supply electrical characteristics (VDD = 5V)

parameter	condition	minimum	Typical value	maximum value	unit
voltage	VDD	4.5	5	5.5	V
Working current	normal	PGA=1,2	1.57		mA
	model	PGA=64,128	2.34		mA
	Power down		0.1	0.1	μA

surface5 CS1237 Power supply electrical characteristics (VDD = 3.3V)

parameter	condition	minimum	Typical value	maximum value	unit
voltage	VDD	3	3.3	3.6	V
Working current	normal	PGA=1,2	1.26		mA
	model	PGA=64,128	2.11		mA
	Power down		0.1		μA

1.7 chip pin



picture2 CS1237Chip Pin Diagram

surface6 PINfoot description

serial number	pin name	input Output	illustrate
1	REFIN	AI	Reference source input
2	GND	P	chip ground
3	AINN	AI	Channel Negative Input
4	AINP	AI	Channel positive input
5	SCLK	DI	SPIinput interface
6	$\overline{DRDY}/DOUT$	DI/DO	SPIData input\output interface
7	VDD	P	power supply
8	REFOUT	AO	Reference source output


Note:REFOUTThat is, the sensor excitation source output (the output value isVDD).

2 Chip function module description

2.1 Analog input front end

CS1237 have 1 road ADC, Integrated 1 Differential input, the signal input can be a differential input signal AINP, AINN, it can also be the output signal of the temperature sensor, the switching of the input signal is controlled by the register (ch_sel[1:0]) control, its

The basic structure is shown in the following figure:



picture3 Analog Input Block Diagram

CS1237 of PGA Available with: 1, 2, 64, 128, by register (pga_sel[1:0]) control;

The reference voltage can be input externally or output internally. If you want to use an external reference voltage, you must first turn off the internal reference voltage.

reference, the internal reference is controlled by a register (refo_off) control.

2.2 Temperature Sensor


The temperature measurement function is provided inside the chip. when ch_sel[1:0]=2'b10, ADCThe analog signal input is connected to the internal temperature transmitter sensor, other analog input signals are invalid. ADCThe actual voltage is derived by measuring the voltage difference output by the internal temperature sensor actual temperature value. when ch_sel[1:0]=2'b10, ADCThe only support PGA=1. **The temperature sensor needs to be calibrated at one point just. Correction method: at a certain temperature point A, use the temperature sensor to measure to get the code value Ya.**

Then other temperature points B corresponding temperature = $Yb * (273.15 + A) / Ya - 273.15$

A The unit of temperature is Celsius. Ya Yes A The point corresponds to the temperature code value. Yb Yes B The point corresponds to the temperature code value.

2.3 low noise PGA Amplifier

CS1237 provides a low noise, low drift PGA. The amplifier is connected to the differential output of the bridge sensor, whose base structure diagram is shown in the following figure, the pre-resistance EM filter circuit $R=450\Omega, C=18pF$ accomplish 20MHz high frequency filtering. Low noise PGA Amplifier through R_{F1}, R_1, R_{F2} accomplish 64 multiplier, and switch capacitors with the post-stage PGA composition 64 and 128 of PGA enlarge. `passpga_sel[1:0]` to configure 1, 2, 64, 128 etc. different PGA. when using $PGA=1, 2$ hour, 64 twice as low noise PGA the amplifier is turned off to save power. When using low noise PGA amplifier, the input range is $GND+0.75V$ arrive $VDD-0.75V$ in between, beyond this range, will lead to actual performance degradation. exist CAP a built-in port 45pF capacitor, with built-in 2k resistance R_{INT} form a low-pass filter for low-noise voice PGA high-frequency filtering of the output signal of the amplifier, while the low-pass filter can also be used as ADC anti-aliasing filter device.



picture4 PGAs Structure diagram

CS1237 built-in Buffer, when $PGA=1, 2$ hour, CS1237 use Buffer to reduce due to ADC differential input Problems caused by low impedance, such as insufficient settling time, large gain error, etc., when $PGA=64, 128$ hour, CS1237 also use Buffer to reduce noise due to low PGA go through $R_{INT}=2K, C_{INT}=0.1\mu F$ After low pass filtering of The resulting set-up error, gain error and internal code drift.

2.4 clock source

CS1237 Use the built-in crystal oscillator to provide the clock frequency required by the system, the typical value is 5.2MHz.

2.5 reset and power down (POR&power down)

When the chip is powered on, the built-in power-on reset circuit will generate a reset signal to automatically reset the chip.

when SCLK goes from low to high and stays high for more than 100 μ s, CS1237 enters PowerDown mode, the power consumption is lower than 0.1 μ A. when SCLK returns to the low level, the chip will re-enter the normal working state.

when the system is Power down When re-entering the normal working mode, all functions are configured as PowerDownOf In the previous state, no functional configuration is required.


2.6 SPI Serial communication

CS1237 adopted in 2-Wire SPI serial communication, via SCL and $DRDY/DOUT$ data reception and function configuration can be realized.


2.6.1 Build time

AD The data output rate is 10Hz or 40Hz, the digital part needs to have 3 The data conversion cycle satisfies the modulo settling time requirements of the proposed input signal and filter; AD The data output rate is 640Hz or 1280Hz, The digital part needs to have 4 The data conversion cycle meets the settling time requirements of the analog input signal and the filter.

CS1237 The whole establishment process is shown in the following figure:



picture5 CS1237 data creation process1



picture6 CS1237 data creation process2

parameter	describe ⁽¹⁾	minimum	Typical value	maximum value	unit
t1	Power up/Power Down Settling time required for simulation after recovery/channel switching		2		ms
t3	PGA Settling time required for simulation after switch/rate switch		0.8		μs
t2	build time ($DRDY/DOUT$ keep high flat)	10\40Hz	300\75		ms
		640\1280Hz	6.25\3.125		ms

2.6.2 ADCs Data output rate

The data output rate can be set via the registerspeed_sel[1:0]configuration.

surface7Output rate setting

SPEED_SEL[1:0]	ADCOutput rate (Hz)
00	10
01	40
10	640
11	1280

2.6.3 Data Format

The output data is twenty four bit two's complement, MSB (MSB) is output first, least significant bit (LSB) for $(0.5V_{REF}/Gain)/(2^{23}-1)$. A positive full-scale output code is 7FFFFFFH, the negative full-scale output code is 800000H. The table below shows the ideal output codes for different analog input signals.

surface8Ideal output code and input signal(1)

input signal $V_{IN}(A_{INP}-A_{INN})$	ideal output
$\geq +0.5V_{REF}/Gain$	7FFFFFFH
$(+0.5V_{REF}/Gain)/(2^{23}-1)$	000001H
0	000000H
$(-0.5V_{REF}/Gain)/(2^{23}-1)$	FFFFFFH
$\leq -0.5V_{REF}/Gain$	800000H

(1) regardless of noise, INL, the effects of offset error and gain error

2.6.4 Data preparation / data input and output (DRDY/DOUT)


DRDY/DOUT pins have 4 uses. First, when the output is low, it means that the new data has been converted; the third Second, as a data output pin, when the data is ready, in the first individual SCLK after the rising edge of **DRDY/DOUT** Output the most significant bit of the converted data (MSB). in each SCLK the rising edge of , the data will automatically shift 1 bit. exist twenty four individual SCLK after all twenty four bit data readout, if paused at this time SCLK of sending, **DRDY/DOUT** will keep The last bit of data is pulled high until the next data is ready, after that when the **DRDY/DOUT** pulled again Low, indicating that the new data has been converted, and the next data reading can be performed; third, in the first 25, 26 individual SCLK When the register status update flag is output; fourth, as the register data write or read pin, when it is necessary to configure the register device or when reading register values, SPI need to send 46 individual SCLK, according to **DRDY/DOUT** Enter the command word, judge Whether it is a write register operation or a read register operation.

2.6.5 Serial clock input (SCLK)


Serial clock input SCLK is a digital pin. This signal should be guaranteed to be a clean signal, glitchy or slow A rising edge can cause incorrect data to be read or an incorrect state to be entered. Therefore, it should be guaranteed SCLK the rise and fall of room is less than 50ns.

2.6.6 data sending

CS1237 can continuously convert the analog input signal, when the *DRDY/DOUT* After being pulled low, it indicates that the data has ready to accept, the first entered *SCLK* The highest bit of the output can be read out, and the twenty four individual *SCLK* after all of twenty four bit data readout, if paused at this time *SCLK* of sending, *DRDY/DOUT* will keep the last digit According to, until it is pulled high, the first 25 and 26 individual *SCLK* Whether the output configuration register has a write operation flag, the first 25 individual *SCLK* corresponding *DRDY/DOUT* for 1 indicates the configuration register Config is written with a new value, the first 26 individual *SCLK* corresponding *DRDY/DOUT* Reserved for chip expansion, the current output has always been 0, through the 27 individual *SCLK* can *DRDY/DOUT* pulled high, then when *DRDY/DOUT* is pulled low again, indicating that the new data has been accurate Ready to accept for the next data transformation. Its basic timing is shown in the figure:



picture7 CS1237Read data timing diagram1



picture8 CS1237Read data timing diagram2


surface9Read data timing table

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t4	<i>DRDY/DOUT</i> After going low to the first <i>SCLK</i> rising edge	0			ns
t5	<i>SCLK</i> High-level or low-level pulse width	455			ns
t6	<i>SCLK</i> Rising edge to new data bit valid (propagation delay)	455			ns
t7	<i>SCLK</i> Rising edge to old data bit valid (hold time)	227.5		455	ns
t8	Data update, do not allow to read previous data		26.13		μs
t9	Conversion time (1/data rate)	10Hz		100	ms
		40Hz		25	ms
		640Hz		1.5625	ms
		1280Hz		0.78125	ms

2.6.7 Functional configuration

CS1237 able to pass SCL and $\overline{DRDY}/DOUT$ Different functions can be configured, function configuration timing

The figure is shown in the following figure:



picture9 Functional Configuration Timing Diagram

A brief description of the function configuration process, in $\overline{DRDY}/DOUT$ After changing from high to low:

1. the first 1 to the 24 individual SCLK, read ADC data. If no configuration register or read memory, you can omit the following steps.
2. the first 25 to the 26 individual SCLK, read the register write status.
3. the first 27 individual SCLK, $\overline{DRDY}/DOUT$ the output is pulled high.
4. the first 28 to the 29 individual SCLK, toggle $\overline{DRDY}/DOUT$ for input.
5. the first 30 to the 36 individual SCLK, input register write or read command word data (high order input first).
6. the first 37 individual SCLK, toggle $\overline{DRDY}/DOUT$ direction (if writing a register, $\overline{DRDY}/DOUT$ is an input; if it is a read register, $\overline{DRDY}/DOUT$ for output).
7. the first 38 to the 45 individual SCLK, input register configuration data or output register configuration data (high order input/output first).
8. the first 46 individual SCLK, toggle $\overline{DRDY}/DOUT$ for output, and put $\overline{DRDY}/DOUT$ pull high. update1/ update2 is set or cleared.

2.6.7.1 SPI Command word

CS1237 Have 2 command word, the length of the command word is 7 bits, the command word description is as follows:

surface10 CS1237 Command word description table

command name	command byte	describe
write configuration register	0x65	write configuration register Config
read configuration register	0x56	read configuration register Config

2.6.7.2 SPIregister

CS1237has a set of registersConfig.

Configregister

register	R/W	describe	reset value
describe	reserved bit	configuration register	0x0C


configuration bits	B7	B6	B5	B4
describe	reserved bit	REFOutput switch	ADCOutput rate selection	
configuration bits	B3	B2	B1	B0
describe	PGAchoose		Channel selection	

surface11 ConfigRegister Description Table

Bits	describe											
[7]	-	The chip reserves the used bits. The default is0, write while writing0, do not write1										
[6]	REFO_OFF	REFOutput switch: defaultREFOutput on 1=closureREFOutput. 0=REFnormal output.										
[5:4]	SPEED_SEL	ADCOutput rate selection: The default is10Hz <table border="1"> <thead> <tr> <th>SPEED_SEL[1:0]</th> <th>describe</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>ADCThe output rate is10Hz</td> </tr> <tr> <td>01</td> <td>ADCThe output rate is40Hz</td> </tr> <tr> <td>10</td> <td>ADCThe output rate is640Hz</td> </tr> <tr> <td>11</td> <td>ADCThe output rate is1280Hz</td> </tr> </tbody> </table>	SPEED_SEL[1:0]	describe	00	ADCThe output rate is10Hz	01	ADCThe output rate is40Hz	10	ADCThe output rate is640Hz	11	ADCThe output rate is1280Hz
SPEED_SEL[1:0]	describe											
00	ADCThe output rate is10Hz											
01	ADCThe output rate is40Hz											
10	ADCThe output rate is640Hz											
11	ADCThe output rate is1280Hz											
[3:2]	PGA_SEL	PGAchoose: defaultPGAfor128, in temperature measurement modePGA_SEL=00 <table border="1"> <thead> <tr> <th>PGA_SEL[1:0]</th> <th>describe</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1</td> </tr> <tr> <td>01</td> <td>2</td> </tr> <tr> <td>10</td> <td>64</td> </tr> <tr> <td>11</td> <td>128</td> </tr> </tbody> </table>	PGA_SEL[1:0]	describe	00	1	01	2	10	64	11	128
PGA_SEL[1:0]	describe											
00	1											
01	2											
10	64											
11	128											
[1:0]	CH_SEL[1:0]	Channel selection: The default channel is the channelA <table border="1"> <thead> <tr> <th>CH_SEL[1:0]</th> <th>describe</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>aisleA</td> </tr> <tr> <td>01</td> <td>Chip retention use bit</td> </tr> <tr> <td>10</td> <td>temperature</td> </tr> <tr> <td>11</td> <td>inner short</td> </tr> </tbody> </table>	CH_SEL[1:0]	describe	00	aisleA	01	Chip retention use bit	10	temperature	11	inner short
CH_SEL[1:0]	describe											
00	aisleA											
01	Chip retention use bit											
10	temperature											
11	inner short											

2.6.8 Power downmodel

when SCLK go from low to high and stay high for more than 100μs, CS1237 i.e. enter PowerDown mode, all circuits of the chip will be turned off at this time, and the power consumption will be close to 0. when SCLK when it returns to the low level, the chip will re-enter the normal working state.




picture10 CS1237 PowerDownMode diagram

symbol	describe	minimum	Typical value	maximum value
t10	SCLK High level hold time	100μs		
t11	SCLK Low level hold time after falling	10μs		

3 Chip packaging

CS1237useSOP8package.

标注	尺寸	最小 (mm)	最大 (mm)	标注	尺寸	最小 (mm)	最大 (mm)
A		4.95	5.15	C3		0.05	0.20
A1		0.37	0.47	C4		0.20TYP	
A2		1.27TYP		D		1.05TYP	
A3		0.41TYP		D1		0.40	0.60
B		5.80	6.20	R1		0.07TYP	
B1		3.00	4.00	R2		0.07TYP	
B2		5.0TYP		θ1		17° TYP	
C		1.30	1.50	θ2		13° TYP	
C1		0.55	0.65	θ3		4° TYP	
C2		0.55	0.65	θ4		12° TYP	



picture11chipSOP8Package Size Information